UNCLASSIFIED

AD NUMBER

ADB073968

NEW LIMITATION CHANGE

TO

Approved for public release, distribution unlimited

FROM

Distribution limited to U.S. Gov’t agencies only; Contractor Performance Evaluation; Aug 81. Other requests for this document must be referred to AFWAL/ADE, Wright-Patterson AFB, OH 45433.

AUTHORITY


THIS PAGE IS UNCLASSIFIED
AFWAL-TR-83-1084

Final, 8 Aug.'81

Contractor F33615-77-C-1166

"B" Contractor Performance Evalua.
AFWAL-TR-83-1084

BUS INTERFACE UNIT LSI CHIP DEVELOPMENT

Harris Corporation
Government Information
Systems Division
Melbourne FL 32901

Final Technical Report
August 1981

Distribution limited to U.S. Government agencies only; Contractor Performance Evaluation; Aug 81. Other requests for this document must be referred to AFWAL/AADE, Wright-Patterson AFB, Ohio 45433.

SUBJECT TO EXPORT CONTROL LAWS
This document contains information for manufacturing or using munitions of war. Export of the information contained herein, or release to foreign nationals within the United States, without first obtaining an export license, is a violation of the International Traffic-in-Arms Regulations. Such violation is subject to a penalty of up to 2 years imprisonment and a fine of $100,000 under 22 USC 2778.

Include this notice with any reproduced portion of this document.

Avionics Laboratory
Air Force Wright Aeronautical Laboratories
Air Force Systems Command
Wright-Patterson Air Force Base, Ohio 45433
NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

This technical report has been reviewed and is approved for publication.

GEORGE A. HIGH
Project Engineer

ROBERT M. WERNER, Chief
VLSI Group
Microelectronics Branch

FOR THE COMMANDER

STANLEY E. WAGNER, Chief
Microelectronics Branch
Electronic Technology Division

"If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization please notify AFWAL/AADE-1, W-P AFB, OH 45433 to help maintain a current mailing list."

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.
This report describes a large scale integrated (LSI) circuit implementation of the MIL-STD-1553B serial data bus protocol. Two chips were designed to achieve all of the data bus interface functions. Chip type #1 is concerned with sync generation/detection, encoding/decoding, terminal address/subaddress recognition, direct memory access (DMA) functions, first level error detection, and some mode code responses. This chip was produced in CMOS technology and is available from Harris Corporation. Chip type #2 was concerned with the more complex bus controller functions including command word generation, data
buffer address generation, time tagging of data, control codes, programmed interrupts, working registers, mode code responses, and second level error detect functions. Chip type #2 was breadboard in TTL circuits but was not produced in LSI silicon.
<table>
<thead>
<tr>
<th>Paragraph No.</th>
<th>Paragraph Heading</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>BUS INTERFACE UNIT</td>
<td>1</td>
</tr>
<tr>
<td>1.1</td>
<td>General Description</td>
<td>1</td>
</tr>
<tr>
<td>1.2</td>
<td>Detailed Description</td>
<td>11</td>
</tr>
<tr>
<td>1.2.1</td>
<td>BIU Functional Operation</td>
<td>11</td>
</tr>
<tr>
<td>1.2.1.1</td>
<td>Instruction Fetch and Decode</td>
<td>11</td>
</tr>
<tr>
<td>1.2.1.2</td>
<td>Mode Code Command Execution</td>
<td>18</td>
</tr>
<tr>
<td>1.2.1.2.1</td>
<td>Mode Commands as per 1553B</td>
<td>22</td>
</tr>
<tr>
<td>1.2.1.2.2</td>
<td>Mode Commands Implemented by the BIU</td>
<td>25</td>
</tr>
<tr>
<td>1.2.1.2.3</td>
<td>Mode Commands Implemented Outside the BIU</td>
<td>28</td>
</tr>
<tr>
<td>1.2.1.2.4</td>
<td>Status Word Control</td>
<td>29</td>
</tr>
<tr>
<td>1.2.1.3</td>
<td>Interrupt Generation</td>
<td>33</td>
</tr>
<tr>
<td>1.2.1.3.1</td>
<td>Interrupts Generated in the Master Controller</td>
<td>34</td>
</tr>
<tr>
<td>1.2.1.3.2</td>
<td>Interrupts Generated in the Remote Controller</td>
<td>40</td>
</tr>
<tr>
<td>1.2.1.3.3</td>
<td>Scenario Used in Interrupt Generation</td>
<td>41</td>
</tr>
<tr>
<td>1.3</td>
<td>Interface</td>
<td>44</td>
</tr>
<tr>
<td>1.3.1</td>
<td>Electrical Characteristics</td>
<td>44</td>
</tr>
<tr>
<td>1.3.2</td>
<td>Pin Descriptions</td>
<td>44</td>
</tr>
<tr>
<td>1.3.2.1</td>
<td>BIU #1 Pin Description</td>
<td>44</td>
</tr>
<tr>
<td>1.3.2.2</td>
<td>BIU #2 Pin Description</td>
<td>44</td>
</tr>
<tr>
<td>1.3.3</td>
<td>BIU #1 Timing Characteristics</td>
<td>44</td>
</tr>
<tr>
<td>1.3.4</td>
<td>BIU #2 Timing Characteristics</td>
<td>44</td>
</tr>
<tr>
<td>1.3.5</td>
<td>BIU Chip Set &quot;Module&quot; Characteristics</td>
<td>68</td>
</tr>
<tr>
<td>1.3.5.1</td>
<td>Logic Considerations</td>
<td>68</td>
</tr>
<tr>
<td>1.3.5.2</td>
<td>Pin Descriptions</td>
<td>68</td>
</tr>
<tr>
<td>1.3.5.3</td>
<td>Timing Characteristics</td>
<td>68</td>
</tr>
<tr>
<td>Figure No.</td>
<td>Figure Heading</td>
<td>Page</td>
</tr>
<tr>
<td>-----------</td>
<td>--------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>1.1-1</td>
<td>System Use of the BIU</td>
<td>1</td>
</tr>
<tr>
<td>1.1-2</td>
<td>BIU Within the Host Box</td>
<td>1</td>
</tr>
<tr>
<td>1.1-3</td>
<td>Basic Block Diagram of BIU #1</td>
<td>3</td>
</tr>
<tr>
<td>1.1-4</td>
<td>BIU #1 Functional Pinout</td>
<td>3</td>
</tr>
<tr>
<td>1.1-5</td>
<td>Simple Remote Terminal</td>
<td>4</td>
</tr>
<tr>
<td>1.1-6</td>
<td>Interface to 8086A-Based Processor</td>
<td>6</td>
</tr>
<tr>
<td>1.1-9</td>
<td>BIU #2 Basic Block Diagram</td>
<td>9</td>
</tr>
<tr>
<td>1.1-10</td>
<td>Interconnection of BIU #1, #2, and Host</td>
<td>9</td>
</tr>
<tr>
<td>1.1-11</td>
<td>BIU #2 Functional Pinout</td>
<td>10</td>
</tr>
<tr>
<td>1.2.1.1-1</td>
<td>Typical Pointer Block Used by BIU &amp; Typical Message-Data Buffer</td>
<td>12</td>
</tr>
<tr>
<td>1.2.1.1-2</td>
<td>Format for Instruction Word Pair</td>
<td>13</td>
</tr>
<tr>
<td>1.2.1.1-3</td>
<td>Connection to Host Address Bus</td>
<td>14</td>
</tr>
<tr>
<td>1.2.1.1-4</td>
<td>Summary of Master Controller BIU Message Processing</td>
<td>16</td>
</tr>
<tr>
<td>1.2.1.1-5</td>
<td>Summary of Remote Controller BIU Message Processing</td>
<td>17</td>
</tr>
<tr>
<td>1.2.1.2-1</td>
<td>Status Word Format</td>
<td>19</td>
</tr>
<tr>
<td>1.2.1.2.4-1</td>
<td>ME BIT ORed Circuit</td>
<td>31</td>
</tr>
<tr>
<td>1.2.1.2.4-2</td>
<td>TF BIT ORed Circuit</td>
<td>31</td>
</tr>
<tr>
<td>1.2.1.3.1-1</td>
<td>BIT Word Format</td>
<td>35</td>
</tr>
<tr>
<td>1.2.1.3.1-2</td>
<td>Internal Status Register (ISR)</td>
<td>36</td>
</tr>
<tr>
<td>1.2.1.3.1-3</td>
<td>Typical Data Bus Messages</td>
<td>37</td>
</tr>
<tr>
<td>1.2.1.3.3-1</td>
<td>Processor Control Word Format</td>
<td>42</td>
</tr>
</tbody>
</table>
1.0  
**BUS INTERFACE UNIT (BIU)**

1.1  
**General Description**

The BIU is an LSI approach to implementation of the interface between a host electronics and a manchester data bus. With such an interface, a group of up to 31 hosts can transfer information between each other on the serial data bus. Figure 1.1-1 illustrates BIU usage.

![BIU Usage Diagram](image)

**FIGURE 1.1-1**  
SYSTEM USE OF THE BIU

At the manchester bus interface the BIU accepts serial bi-phase data or generates serial bi-phase data. At the host electronics interface the BIU accepts instructions from the host, and by way of these instructions, transfers parallel data to and from the host. Within a host box, the BIU resides between a transmitter/receiver unit and the internal, parallel data and address buses as shown in Figure 1.1-2.

![BIU within Host Box Diagram](image)

**FIGURE 1.1-2**  
BIU WITHIN THE HOST BOX
MIL-STD-1553B forms the protocol basis for the BIU. Within 1553B, the hosts relate to each other as "remotes" or "controllers". At any one instant, one host is recognized as the controller, all the remaining hosts are considered remotes. Provision is made in 1553B and the BIU to allow for dynamic reassignment of these roles.

As a remote, the BIU is first programmed by its host through the use of I/O control transfers. Then, the BIU is capable of carrying out data transfers to and from the host memory via DMA. In this situation the BIU is stimulated by command words from the data bus.

As a controller, the BIU is first programmed by its host as above. After programming, the BIU is capable of executing the stored program code in host memory. This allows the BIU to develop the appropriate bus commands and handle data associated with these commands. This also allows the BIU to handle automatic retries and to pass interrupts to the host when retries fail or other conditions warrant.

In summary, the BIU off-loads the bus interface function from the host in either remote or controller situations and acts as an integrated DMA channel between the serial bus and host memory.

Physically, the BIU is contained in two LSI chips. In the most elemental applications, Chip #1 can be used without Chip #2. This is especially true if the selected host will never assume the role of controller. A basic block diagram of BIU #1 is given in Figure 1.1-3. Referring to the figure, some of the control lines allow for initialization and for the transfer of words (command words, status words, and error words) through the chip's I/O interface. Other control lines (the DMA controls) allow for the transfer of data words through the I/O. A functional pinout is given in Figure 1.1-4.

Figure 1.1-5 illustrates BIU #1 embedded in a simple host. Referring to the figure, the various logic elements are assumed CMOS compatible and connect directly to the BIU. The application is set up with output registers ready to accept data from the BIU when it outputs data on its I/O bus. Data is supplied to the BIU's I/O bus when requested through input tri-state buffers. The flow of data is controlled by word count decodes and the read and write lines. The binary-to-unitary decoder (e.g., CD4028B) converts the word count into discrete lines which select both an input tri-state buffer and an output register. Input or output is then determined by an active read or active write. To satisfy the DMA handshake requirements in
FIGURE 1.1-3
BASIC BLOCK DIAGRAM OF BIU #1

FIGURE 1.1-4
BIU #1 FUNCTIONAL PINOUT
FIGURE 1.1-5
SIMPLE REMOTE TERMINAL
In this case, request is fed into the grant input and the OR of write or read is fed into the acknowledge input. Initialization is satisfied by sending the BIU a control word through a separate tri-state buffer. Initialization occurs when the code-execute strobe goes active and 2^0 of the I/O bus is set high. Under these conditions, the BIU treats bits 2^15 - 2^1 in a special way. The control word conveys mode information (8-bit/16-bit and controller/remote), box address, bus-accept status and manchester input configuration control. At power-up, the BIU is reset via the power-on-reset signal. This same signal strobes two of the four single-shots in the two packages of 54LS123's. One of the strobed single-shots enables the processor control word to pass through a set of tri-state buffers to the BIU; the other acts as a delay and then as a trigger to a third single-shot. The third single-shot supplies the code-execute strobe to the BIU and causes it accept the processor control word.

A more general application of Chip #1 without Chip #2 is given in Figure 1.1-6. In that figure, two BIU #1 Chips drive redundant buses on their serial bus side and connect together and to the 8086 I/O bus on their parallel bus side. The data path connection to the 8086 is via a set of bidirectional drivers and a register called the CMD/Status Holding Register.

In the 8086 application, communication occurs via different modes. When the 8086 communicates with the BIU Chips, it treats chip functions as memory mapped I/O's; e.g., a command word loaded into BIU #1A is sent to an address representing that function; a command word loaded into BIU #1B is sent to a different address representing that function; etc. When a BIU communicates with its host, it deposits command words and status words into the CMD/Status Holding Register; these are then available to the 8086 via memory-mapped I/O. Data word communication takes place using DMA. Service by the 8086 is linked through interrupts. A detailed block diagram of a BIU/8086 interface is given in Figure 1.1-7.
Figure 1.1-6
Interface to 80386-based microprocessor
BIU #2, as was mentioned above, enhances BIU #1. BIU #2 provides controller capability such that BIU #2 can drive BIU #1 and the two chips thereby implement the bus controller function. BIU #2 contributes the following capabilities:

1) Instruction-fetch via DMA,
2) Message-command-word generation,
3) Data-buffer address generation,
4) Time-tagging of the data stored in host memory by BIU #1,
5) Mode code command execution, and
6) Interrupt generation.

Because of the nature of BIU #2's activities, BIU #2 is basically a register stack with appropriate control logic. A basic block diagram of BIU #2 is given in Figure 1.1-9.

The input and output control lines are split into two groups; those to and from the host, and those to and from BIU #1. The I/O bus is shared and is tied to both host and BIU #1. The basic interconnection between BIU #1, #2, and the host is given in Figure 1.1-10.

When the hardware of Figure 1.1-10 operates in the Master Mode, BIU #2 is set up by the host. The host sends it the instruction address, a base address, and minor cycle time value. It sends both BIU #1 and #2 the processor control word. With these, BIU #2 proceeds to command generation and data buffer address generation. When command generation is completed for a given message, BIU #1 is given the command word(s) and ordered to transmit. BIU #1 deducts whether the message is an RT-transmit or RT-receive message or a mode command and how many words are involved in the transfer. With this information, BIU #1 proceeds with the message implementation and BIU #2 waits for control information. During the actual data transfers, BIU #1 handles the DMA operation. If errors are encountered during the message handling operation, BIU #2 is notified via a discrete control line; the nature of the error is catalogued in BIU #1's error register. Once a message is complete, BIU #2 is notified and it proceeds with appropriate action. If the message involved an error, BIU #2 decides (from information in the instruction words associated with the message) whether a re-try is appropriate and, if not, the error conditions from BIU #1 are moved into BIU #2 and an interrupt generated. If the message is error free, BIU #2 acquires the next instruction words needed to generate the command(s) and data buffer address associated with the next message.

When the hardware of Figure 1.1-10 operates in the Remote Mode, BIU #2 is set up by the host. But, in this mode, BIU #2 only requires the base address word and the control word. BIU #2 still has the task of data buffer address generation. In this situation, BIU #1 signals BIU #2 when a command word for the remote controller has arrived so that BIU #2 will prepare the buffer address. With the address generated, BIU #1 handles all the data transfers by generating the appropriate DMA control signals just as it did in the controller mode.
FIGURE 1.1-9
BIU #2 BASIC BLOCK DIAGRAM

FIGURE 1.1-10
INTERCONNECTION OF BIU #1, #2, AND HOST
The functional pin out of BIU #2 is given in Figure 1.1-11.

**Figure 1.1-11**
BIU #2 FUNCTIONAL PINOUT
1.2 Detailed Description

This detailed description attempts to supply sufficient information to simplify application of the BIU; it concentrates on the algorithmic aspects of the chips. Following this, section 1.3 supplies a different kind of detail; it concentrates on pin descriptions, timing wave forms etc.

1.2.1 BIU Functional Operation

Back in the general discussion, BIU #1 and #2 were credited with various capabilities. Considering the two chips together, the combined capabilities,

1) instruction fetch via DMA,
2) message command word generation,
3) data buffer address generation,
4) message data handling,
5) time tagging of the data in the data buffers,
6) mode command execution, and
7) interrupt generation, now will be covered in detail.

1.3.1.1 Instruction Fetch and Decode

Five major items are covered in this section:

1) data buffer structure,
2) the fetch cycle,
3) command word generation,
4) data buffer address generation, and
5) time tag generation.

The BIU assumes all message data is packed in data buffers accessed indirectly through pointer blocks. Each buffer contains N+1 addresses so a data buffer can hold a tag word and the N message words appropriate to a particular message. The pointer which points to the first address of a given data buffer is to be found in a block of 64 pointers. Any time the BIU reads message words from or writes messages words into host memory, it must first generate the address of the pointer, acquire the pointer and then access the corresponding message-data buffer. To see how this is accomplished, let us look at how the instructions are decoded.
During initialization the BIU is given data for its Instruction Address Register (IAR) which points the BIU to its stored program. Instructions there are arranged in pairs; the format is given in Figure 1.2.1.1-2. The BIU is also given a Base Address Register (BAR) word; with this and the instruction words it can develop the address into the pointer block and find the data buffer. In a fetch sequence the IAR contents are placed on the 16-bit I/O bus and loaded into an external register. The first of a pair of DMA sequences occurs and the first instruction word is acquired. Again, the IAR contents (internally incremented) are placed on
<table>
<thead>
<tr>
<th>IW1 BIT DESIGNATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-2 Normal OP Codes</td>
</tr>
<tr>
<td>Bit 1-2</td>
</tr>
<tr>
<td>00 = Halt BIU</td>
</tr>
<tr>
<td>01 = Link (Use second word as address of next 2-word instruction)</td>
</tr>
<tr>
<td>10 = No Operation (go to next 2-word instruction)</td>
</tr>
<tr>
<td>11 = Bus Operation</td>
</tr>
<tr>
<td>3-4 Indicates number of retries (0, 1, 2, or 3)</td>
</tr>
<tr>
<td>5 0 = Operation is performed on Bus A</td>
</tr>
<tr>
<td>1 = Operation is performed on Bus B</td>
</tr>
<tr>
<td>6 1 = Interrupt processor upon successful bus operation</td>
</tr>
<tr>
<td>7-11 Receive terminal addresses</td>
</tr>
<tr>
<td>12-16 00000, 11111 = mode command operation</td>
</tr>
<tr>
<td>00001</td>
</tr>
<tr>
<td>11101</td>
</tr>
<tr>
<td>11110 = Asynchronous message</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IW2 BIT DESIGNATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-5 Word count or mode command code</td>
</tr>
<tr>
<td>6 Select = Select Bit 0 = Select Output = &quot;0&quot;</td>
</tr>
<tr>
<td>Select Bit 1 = Select Output = &quot;1&quot;</td>
</tr>
<tr>
<td>7-11 Transmit terminal addresses</td>
</tr>
<tr>
<td>12-16 00000, 11111 = mode command operation</td>
</tr>
<tr>
<td>00001</td>
</tr>
<tr>
<td>11101</td>
</tr>
<tr>
<td>11110 = Asynchronous message</td>
</tr>
</tbody>
</table>

FIGURE 1.2.1.1-2
FORMAT FOR INSTRUCTION WORD PAIR
the 16 bit I/O and loaded into the external register. BIU #2 initiates a second DMA cycle and acquires the second instruction word. (The IAR is incremented again internally to prepare for the next fetch operation).

Once the two instruction words are acquired, BIU#2 can construct the command words. Referring to Figure 1.2.1.1-2, BIU #2 compares its terminal address (available from the control word (PCR word) given to it when setup by the host) with the device addresses in the instruction words. If BIU#2's address is the same as the Receive-Device Address, then the command to be generated is a transmit command to an RT. If BIU #2's address is the same as the Transmit-Device Address, then the command to be generated is a receive command to an RT. If BIU#2's address does not compare with either device address, then an RT-to-RT pair of commands is to be generated. As part of BIT, BIU#2 checks to assure the Receive-Device Address is different from the Transmit-Device Address. (Bit 5 of the Internal Status Word is set when the two are the same.)

When a command is generated, BIU #2 generates a corresponding data buffer address. As mentioned above, BIU #2 is given a Base Address Register (BAR) word. BIU #2 appends six bits (the T/R bit and the master's subaddress bits) to the LS end of the BAR word to form an address into a pointer table. The pointer, acquired from the table, points to the first address in the data buffer. This first address is reserved and the pointer to it is stored in the Pointer Register of BIU #2. The incremented value (pointing to the second address of the data buffer) is then loaded into the external address register--ready for use by BIU #1 when it executes its DMA transfers. Once the data buffer address is
set up, BIU #2 is ready to transfer the command word to BIU #1 and command BIU #1 to transmit. From that point, BIU #1 handles the DMA data transfers. If the message is an RT-Receive message, the data transfers by BIU #1 complete the message process. However, if the message is an RT-Transmit message, the data transfers by BIU #1 are followed by a final DMA transfer by BIU #2 of the tag word into the first address of the data buffer. This process is summarized in Figure 1.2.1.1-4.

The discussion above assumed the BIU configured as a controller. In the remote mode, command generation doesn't apply. However, buffer address generation does. This process is summarized in Figure 1.2.1.1-5.
• BIU #2 DMA's instruction words 1, 2 from host.

• BIU #2 compares its terminal address with those in the instruction words.

• When a compare is found, the subaddress/mode field corresponding to that device address constitutes the master's subaddress. When no compare is found, an RT-to-RT message is to be executed and the subaddress used in RT-Receive command of the 2-command sequence constitutes the master's subaddress.

• BIU #2 appends the T/R and master’s subaddress bits to the LS end of the BAR word to form a 16-bit address into a pointer table:

<table>
<thead>
<tr>
<th>BASE ADDRESS (10 bits)</th>
<th>T/R</th>
<th>SUBADDRESS (5 bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

• BIU #2 DMA's pointer from pointer table; pointer is the location of the first address in the data buffer.

• Pointer is stored in BIU #2's Pointer Register.

• BIU #2 loads incremented value of pointer into external address register.

• BIU #2 generates command word.

• BIU #2 transfers command word to BIU #1.

• BIU #1 handles data DMAs (data storage in RT-RT messages is optional).

• When data is stored in host memory by the BIU, the final data DMA by BIU #1 is followed by a DMA by BIU #2 of the tag word into the first address of the data buffer. The tag word transferred contains the minor cycle number, word count and the data error bit:

<table>
<thead>
<tr>
<th>MINOR CYCLE NO. (10 bits)</th>
<th>WORD COUNT (5 bits)</th>
<th>DE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

FIGURE 1.2.1.1-4
SUMMARY OF BIU CONTROLLER MODE MESSAGE PROCESSING
- BIU #1 receives an RT-Transmit or an RT-Receive command.
- BIU #1 signals to BIU #2 that a command word is present and passes the command word to BIU #2 via the I/O lines.
- BIU #2 determines the command is an RT-Transmit or an RT-Receive command and begins data buffer address generation.
- BIU #2 appends the T/R and subaddress bits of the command word to the LS end of a 10-bit base address to form a 16-bit address into a pointer table.
- BIU #2 DMA's pointer from pointer table; pointer is the location of the first address in the data buffer.
- Pointer is stored in BIU #2's Pointer Register.
- BIU #2 loads incremented value of pointer into external address register.
- BIU #1 handles data DMAs.
- In the case of an RT-Receive message, the final data DMA by BIU #1 is followed by a DMA by BIU #2 of the tag word into the first address of the data buffer.

FIGURE 1.2.1.1-5
SUMMARY OF BIU REMOTE MODE MESSAGE PROCESSING
The mode codes represent commands for action other than the simple transfer of data. Their use is primarily for data and error management. The codes are divided into two groups, those without an associated data word and those with an associated data word. The list of mode commands is given in Table 1. Codes 00000 through 01111 inclusive represent the codes without an associated data word.

### TABLE 1
**MODE CODES**

<table>
<thead>
<tr>
<th>MODE CODE</th>
<th>MODE COMMAND</th>
<th>T/R BIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000</td>
<td>Dynamic Bus Control</td>
<td>1</td>
</tr>
<tr>
<td>00001</td>
<td>Synchronize</td>
<td>1</td>
</tr>
<tr>
<td>00010</td>
<td>Transmit Status Word</td>
<td>1</td>
</tr>
<tr>
<td>00011</td>
<td>Initiate Self Test</td>
<td>1</td>
</tr>
<tr>
<td>00100</td>
<td>Transmitter Shutdown</td>
<td>1</td>
</tr>
<tr>
<td>00101</td>
<td>Override Transmitter Shutdown</td>
<td>1</td>
</tr>
<tr>
<td>00110</td>
<td>Inhibit T/F Flag</td>
<td>1</td>
</tr>
<tr>
<td>00111</td>
<td>Override Inhibit T/F Flag</td>
<td>1</td>
</tr>
<tr>
<td>01000</td>
<td>Reset Remote Terminal</td>
<td>1</td>
</tr>
<tr>
<td>01001</td>
<td>(Reserved)</td>
<td>-</td>
</tr>
<tr>
<td>01010</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td>01011</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td>01100</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td>01101</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td>01110</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td>01111</td>
<td>(Reserved)</td>
<td>-</td>
</tr>
<tr>
<td>10000</td>
<td>Transmit Vector Word</td>
<td>1</td>
</tr>
<tr>
<td>10001</td>
<td>Synchronize</td>
<td>0</td>
</tr>
<tr>
<td>10010</td>
<td>Transmit Last Command</td>
<td>1</td>
</tr>
<tr>
<td>10011</td>
<td>Transmit the BIT Word</td>
<td>1</td>
</tr>
<tr>
<td>10100</td>
<td>Selected Transmitter Shutdown</td>
<td>0</td>
</tr>
<tr>
<td>10101</td>
<td>Override Selected Transmitter Shutdown</td>
<td>0</td>
</tr>
<tr>
<td>10110</td>
<td>(Reserved)</td>
<td>-</td>
</tr>
<tr>
<td>.</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td>11111</td>
<td>(Reserved)</td>
<td>-</td>
</tr>
</tbody>
</table>
The MIL-STD-1553B description of the mode codes is covered in paragraph 1.2.1.2.1. This description is too broad to define BIU operation; so, paragraphs 1.2.1.2.2, 1.2.1.2.3 and 1.2.1.2.4 detail just how the BIU fits within the standard.

Mode codes and the status word are intimately linked, so the status word format and bit descriptions from MIL-STD-1553B are given below.

![STATUS WORD FORMAT](image)

**FIGURE 1.2.1.2-1**

**STATUS WORD FORMAT**

**SYNC:** The sync waveform shall be as specified in Figure 1.2.1.2-1.

**RT ADDRESS:** The next five bits following the sync shall contain the address of the terminal which is transmitting the status word.

**MESSAGE ERROR BIT:** The status word bit at bit time nine shall be utilized to indicate that one or more of the data words associated
with the preceding receive command from the bus controller has failed to pass the RT's validity tests. A Logic One shall indicate the presence of a message error, and a Logic Zero shall show its absence. All RTs shall implement the message error bit.

INSTRUMENTATION BIT: Bit time ten of the status word shall be reserved for the instrumentation bit and shall always be a Logic Zero. This bit is used in conjunction with a Logic One in bit time ten of the command word to distinguish between a command word and status word. The use of the instrumentation bit in this manner is optional.

SERVICE REQUEST BIT: The status word bit at bit time eleven shall be reserved for the service request bit. The use of this bit is optional. This bit, when used, shall indicate the need for the bus controller to take specific predefined actions relative to the RT and/or associated subsystem. Multiple subsystems, interfaced to a single RT, which individually require a service request signal shall logically "OR" their individual signals into the single status word bit. In the event this logical "OR" is performed, then the designer must make provisions in a separate data word to identify the specific requesting subsystem. The service request bit is intended to be used only to trigger data transfer operations which take place on an exception rather than periodic basis. A Logic One shall indicate the presence of a service request, and a Logic Zero its absence. If this function is not implemented, the bit shall be set to zero.

RESERVED STATUS BITS: The status word bit times 12 through 14 are reserved and shall not be used. These bits shall be set to a Logic Zero.

BROADCAST COMMAND RECEIVED: The status word bit time of 15 shall be set to a Logic One to indicate that the preceding valid command word was a broadcast command and a Logic Zero shall show its absence. If not used, this bit shall be set to a Logic Zero.

BUSY BIT: The status word bit at bit time sixteen shall be reserved for the busy bit. The use of this bit is optional. This bit, when used, shall indicate that the RT or subsystem
is unable to move data to or from the subsystem in compliance with the bus controller's command. A Logic One shall indicate the presence of a busy condition, and a Logic Zero its absence. In the event the busy bit is set in response to a transmit command, then the RT shall transmit its status word only. If this function is not implemented, the bit shall be set to Logic Zero.

SUBSYSTEM FLAG BIT: The status word bit at bit time seventeen shall be reserved for the subsystem flag bit. The use of this bit is optional. This bit, when used, shall flag a subsystem fault condition, and alert the bus controller to potentially invalid data. Multiple subsystems, interfaced to a single RT, which individually require a subsystem flag bit signal, shall logically "OR" their individual signals into the single status word bit. In the event this logical "OR" is performed, then the designer must make provisions in a separate data word to identify the specific reporting subsystem. A Logic One shall indicate the presence of the flag, and a Logic Zero its absence. If not used, this bit shall be set to Logic Zero.

DYNAMIC BUS CONTROL ACCEPTANCE BIT: The status word bit at bit time eighteen shall be reserved for the acceptance of dynamic bus control. The use of this bit is optional. This bit, when used, shall indicate acceptance or rejection of a dynamic bus control offer. A Logic One shall indicate acceptance of control, and a Logic Zero shall indicate rejection of control. If this function is not used, this bit shall be set to Logic Zero.

TERMINAL FLAG BIT: The status word bit at bit time nineteen shall be reserved for the terminal flag function. The use of this bit is optional. This bit, when used, shall flag an RT fault condition. A Logic One shall indicate the presence of the flag, and a Logic Zero, its absence. If not used, this bit shall be set to Logic Zero.

PARITY BIT: The least significant bit in the status word shall be utilized to indicate odd parity of the status word.
1.2.1.2.1 MODE COMMANDS AS PER 1553B

The following command descriptions are from MIL-STD-1553B.

DYNAMIC BUS CONTROL: The controller shall issue the mode command to an RT capable of performing the bus control function. This RT shall respond with a status word. Control of the data bus passes from the offering bus controller to the accepting RT upon transmission of the status word by the RT. If the RT rejects control of the data bus, the offering bus controller retains control of the data bus.

SYNCHRONIZE: This command shall cause the RT to synchronize; e.g., reset timer, start sequencer, etc. The RT shall respond with the status word.

TRANSMIT STATUS WORD: This command shall cause the RT to transmit the status word associated with the last valid command word. This mode command shall not alter the state of the status word.

INITIATE SELF TEST: This command shall be used to initiate self test within the RT. The RT shall respond with the status word.

TRANSMITTER SHUTDOWN: This command (to only be used with dual redundant bus systems) shall cause the RT to disable the transmitter associated with the redundant bus. The RT shall not comply with a command to shut down a transmitter on the bus from which this command is received. In all cases, the RT shall respond with a status word.

OVERRIDE TRANSMITTER SHUTDOWN: This command (to only be used with dual redundant bus systems) shall cause the RT to enable a transmitter which was previously disabled. The RT shall not comply with a command to enable a transmitter on the bus from which this command is received. In all cases, the RT shall respond with a status word.

INHIBIT T/F FLAG: This command shall cause the RT to set the T/F Flag bit in the status word to Logic Zero until otherwise commanded. The RT shall respond with the status word.
OVERRIDE INHIBIT T/F FLAG: This command shall cause the RT to override the inhibit T/F flag mode command control. The RT shall respond with the status word.

RESET REMOTE TERMINAL: This command shall be used to reset the RT to a power-up initialized state. The RT shall first transmit its status word, and then reset.

RESERVED MODE CODES (01010 to 01111): These mode codes are reserved for future use and shall not be used.

TRANSMIT VECTOR WORD: This command shall cause the RT to respond with a status word and a data word containing service request information.

SYNCHRONIZE (WITH DATA WORD): The RT shall receive a command word followed by a data word. The data word shall contain synchronization information for the RT. After receiving the command and data word, the RT shall transmit the status word.

TRANSMIT LAST COMMAND WORD: This command shall cause the RT to transmit its status word followed by a single data word which contains bits 4-19 of the last command word, excluding a transmit last command word mode code received by the RT. This mode command shall not alter the state of the RT's status word.

TRANSMIT BUILT-IN-TEST (BIT) WORD: This command shall cause the RT to transmit its status word followed by a single data word containing the RT BIT data. This function is intended to supplement the available bits in the status word when the RT hardware is sufficiently complex to warrant its use. The data word, containing the RT BIT data, shall not be altered by the reception of a transmit last command or a transmit status word mode code. This function shall not be used to convey BIT data from the associated subsystem(s).

SELECTED TRANSMITTER SHUTDOWN: This command shall cause the RT to disable the transmitter associated with a specified redundant data bus. The command is designed for use with systems employing
more than two redundant buses. The transmitter that is to be disabled shall be identified in the data word following the command word. The RT shall not comply with a command to shut down a transmitter on the bus from which this command is received. In all cases, the RT shall respond with a status word.

**OVERRIDE SELECTED TRANSMITTER SHUTDOWN:** This command shall cause the RT to enable a transmitter which was previously disabled. The command is designed for use with systems employing more than two redundant buses. The transmitter that is to be enabled shall be identified in the data word following the command word. The RT shall not comply with a command to enable a transmitter on the bus from which this command is received. In all cases, the RT shall respond with a status word.

**RESERVED MODE CODES (10110 to 11111):** These mode codes are reserved for future use and shall not be used.
1.2.1.2.2 MODE COMMANDS IMPLEMENTED BY THE BIU

BIU #1 implements some of the mode codes without help from the host. These include:

00000 Dynamic Bus Control
00010 Transmit Status Word
00110 Inhibit T/F Flag
00111 Override Inhibit T/F Flag
10010 Transmit Last Command

Mode Command 00000 is implemented by returning the status word with the accept bit set if the remote accepts bus mastership. BIU #1 contains a control register in which the accept bit is held. Initialization by the remote host includes setting or not setting the accept bit. Reception of a 00000 mode command causes BIU #1 to gate the accept bit from the control register into the status word sent in reply to the master. All mode commands are fed back to the host for any desired additional reaction; in the 00000 case, the host would note the offer and take appropriate follow up action if required.

In implementing 00010, BIU #1 simply transmits the contents of the internal status word register to the controller. Mode commands, Transmit and Status Word, and Transmit the Command Word do not affect the contents of the status word.

Mode Command 00110 is implemented in BIU #1 by forcing the T/F flag to remain at Logic Zero; Mode Command 00111 removes the forced inhibit set by Mode Command 00110 and enables the T/F flag to reflect BIU #1 handshake failure, BIU #1 loop test failure, transmitter shutdown mode code, and any RT failure supplied from outside the BIU via the BIT word.

To implement Code 10010, BIU #1 first transmits the contents of the status word register and then transmits the contents of the last command word register back to the controller. The command word, Transmit Last command, does not get loaded into the last command register. Any other valid command for the RT is loaded into the last command word register.

BIU #1 and BIU #2, working together, implement the following mode commands:

00001 Synchronize
10000 Transmit Vector Word
10001 Synchronize (with data word)
10011 Transmit the BIT Word
Before describing the operations implementing these mode commands, note that BIU #2 contains the following registers as part of its register stack:

- BIT Word Register (BIT)
- Mode Data Register (MDR)
- Internal Status Register (ISR)
- Master Function Register (MFR)

BIT holds the particular message failures and terminal failures; and hence, represents the next level of failure detail beyond the single bit representations (the ME and T/F bits) found in the message status word. MDR holds mode data; it holds the data word received with a mode command or the data word to be transmitted with a mode command. (One exception in loading mode data exists. This is explained as part of the description of the Synchronize command used with the MFR.) The ISR typically holds the conditions which indicate the reason an interrupt to the host was last generated.

The mode commands above operate on these four registers. Code 00001 received by the BIU causes BIU #2 to set the System Interrupt Bit (bit 5) in the Internal-Status register and then interrupt the host.

Code 10011 received by the remote BIU causes BIU #2 to pass the BIT word to BIU #1 for transmission (after the status word) back to the controller; the controller's BIU #1 passes the received BIT word to BIU #2. BIU #2 stores this word in its MDR. BIU #2 then sets bit 6 of the ISR (indicating mode data is present) and generates an interrupt. BIU #2 resets the BIT word upon reception of all valid command words for the RT except for the Transmit Status Word, Transmit Last Command, and Transmit BIT Word mode commands.

Code 10001 received by the Remote BIU causes BIU #1 to pass the minor cycle count (used in tag word generation) to BIU #2. BIU #2 stores this in its MFR, sets bit 9 in its ISR (indicating minor cycle data is present) and generates an interrupt. Generation of this mode command by the controller requires its BIU #2 to pass the minor cycle count from its MFR to BIU #1 for transmission following the mode 10001 command word.

Code 10000 received by the Remote BIU causes its BIU #2 to transfer the contents of its MDR to its BIU #1 for transmission after the status word back to the controller. At the controller's BIU, the mode data word is handled as in Code 10011 above. This mode command, requesting the vector word, is the controller's typical response to the Service Request (SR) or Subsystem Flag (SF) bit set in the RT status word. The 16 Vector Bits are loaded into the MDR by the RT host via BIU #2 Control Code 0000. The SR and SF
bits are also loaded into two flag flip-flops in BIU #2 via BIU #2 Control Code 0101. Each time BIU #1 is to send the status word, the SR and SF flags are transferred from BIU #2 into the status word in BIU #1. The master controller, receiving the status word, recognizes the SR or SF bit set and generates an interrupt. The interrupted host, determining the interrupt cause, requests the vector word. When the Transmit Vector Word mode command is received by the RT, BIU #2 uses the detection of the command as a reset signal for the SR and SF flag flip-flops and returns the 16 bit vector contained in the MDR. Note that resetting the SR and SF flag flip-flops has no affect on the contents of the MDR. So, message errors should not affect the eventual acquisition of the vector word through automatic retries.
1.2.1.2.3 Mode Commands Implemented Outside the BIU

Several mode commands are passed on to the host for implementation. In the group without associated data word these are:

- **00011** Initiate Self Test
- **00100** Transmitter Shutdown
- **00101** Override Transmitter Shutdown
- **01000** Reset Remote Terminal

The Transmitter-Shutdown command sets the Other-Bus-Inoperative bit in BIU #2's BIT word. The Override-Transmitter-Shutdown command resets that bit; the Other-Bus-Inoperative bit is also controllable by the RT host (see para 1.2.1.2.4). The actual control of the transmitters is implemented externally.

Typically, BIU #1 indicates when the mode codes are to be examined and supplies the command word lines necessary for code detection. The implementation of these code detectors and the subsequent control logic is left to the user. The same comment applies to the reserved mode codes without data word.

Mode commands with data word which rely mostly on host implementation are:

- **10100** Selected Transmitter Shutdown
- **10101** Override Selected Transmitter Shutdown

These and the reserved mode codes with an associated data word are partially implemented by the BIU. If a host instructs a controller BIU to send one of these and it is a receive-mode command, the controller will send the command followed by the word it finds in its MDR. The remote, receiving the command, will store the associated data word in its MDR. The process is reversed for a transmit-mode command:

1) the remote receiving the transmit command returns the status followed by data from its MDR, and, 2) the controller collects the data word in its MDR.

The BIU which stores the received data word in its MDR sets bit 6 in its ISR and interrupts its host.
1.2.1.2.4 Status Word Control

Except for mode commands
1) Transmit the Status Word, and
2) Transmit the Command Word,
the status word is updated upon reception of a valid command word.
The bits affected:
1) Message Error,
2) Service Request,
3) Broadcast Command Received,
4) Subsystem Flag, and
5) Terminal Fail Flag.

Of all the status bits, the Broadcast Command Received Bit is the least complicated. So, let it be dispensed with first.

Broadcast Command Received is set when BIU #1 detects a valid broadcast message. Since the status word is suppressed when a broadcast message is received and the Broadcast-Command-Received bit is reset upon reception of a valid command, the controller can only assure that an RT has successfully received a broadcast message by sending a Transmit-The-Status-Word or transmit-last-command mode command to the desired RT following the broadcast message.

The status bits,
1) Message Error,
2) Service Request,
3) Subsystem Flag, and
4) Terminal Fail Flag,
require consideration from several aspects. First of all, note that the Service Request and Subsystem Flag are only influenced by Chip #2; the other two bits can reflect either Chip #1 or #2. Also note that BIU #1 collects status on these bits from Chip #2 at the front end of each message for the RT.

The collection by BIU #1 goes as follows. BIU #1 always activates its Send-Status discrete to BIU #2 upon detection of one of its command words. As the RT's command word is being shifted into its decoder, the ID check is passed and BIU #1 requests BIU #2 to send the Service Request, Subsystem Flag and Terminal-Fail bits. After about 5 bit times, the Send-Status discrete is deactivated and the status data on the I/O lines is saved by BIU #1 in a buffer register. The fourth status bit, Message Error, is collected from BIU #2 differently and a little later. Following the send-status scenario, BIU #1 begins the command word transfer to BIU #2. In the 16-bit mode (the only mode Chip #1 and #2 operate in jointly), BIU #1
sets the newly arrived command word out on its I/O for 4 bit times. After 1¼ bit times, BIU #1 activates the Command-Word-Ready discrete to Chip #1 and holds it active low for 1¼ bit times. During this sequence, the Error-Present discrete is tri-stated from Chip #1. During the time Command-Word-Ready is active, Chip #2 activates the Error-Present discrete with its Message Error data. On the trailing edge of Command-Word-Ready, BIU #1 saves the ME bit sent to it by BIU #2. With that, BIU #1 completes acquisition of status from BIU #2. (Note that the states of the Service Request and Subsystem Flag bits in Chip #2 are not affected by this transfer process. See Paragraph 1.2.1.2.2 for an explanation of their reset procedure).

As stated above, BIU #1 collects some status bits early; only the terminal ID field is examined when a decision is made to fetch status bits from BIU #2. If the command received is the Transmit Status Word or Transmit The Last Command Word mode command, then the three bits collected in anticipation are ignored and the fourth to be loaded into the status register at the trailing edge of Command Word Ready is not clocked.

Within Chip #1, the message errors are ORed as shown in Figure 1.2.1.2.4-1. The error bits are held in flip flops. When the BIU #1 pulse, Command Word Ready, is not disabled by the arrival of one of the two special mode codes above, it clocks BIU #2's ME bit into a storage FF in BIU #1, transfers the three status bits obtained earlier into status register flip flops and clears the BIU #1 message error holding flip flops. Regarding the latter, the only other conditions which clear the error flip flops are Power-On-Reset and Processor Control Register (PCR) word load.

Within Chip #1, the Terminal Fail flags are ORed as shown in Figure 1.2.1.2.4-2. The TF flags are treated just like the message error bits. The two TF bits in Chip #1 even have identical reset conditions. Only the fact that two separate failure classes are represented by the individual errors requires that there be separate logic circuits.

Before continuing this description of status word control, some background leading to the tactics used above might prove informative. First of all, the anticipatory transfer of the three status bits is made to spread out in time the inter-chip activity that occurs during the beginning of a message. Prior to command word transfer the I/O bus is available; hence, the transfer of the three bits. The ME bit presents a special problem in that the ME contribution from BIU #2 reflects error conditions determined by the host. The host can use BIU signals together with external logic to check the commands sent to the RT. The RT may be unable to handle commands with certain subaddresses or mode commands with certain mode codes, etc., and, for the specific RT, these commands would be deemed illegal. The discrete input, ME bit in, of BIU #2 facilitates setting the ME bit upon detection of an illegal command. During the command word's presence on the I/O, the external logic checks the
ID STATUS ERROR
MANCHESTER ERROR
PARITY ERROR
WORD COUNT LOW
WORD COUNT HIGH
NO RESPONSE

COMMAND WORD READY
ERROR PRESENT/
ME BIT ORed

STATUS WORD ME BIT

CMD WD RDY
(gated by the arrival of
the Transmit Status Word
or Transmit Last Command mode command)

FIGURE 1.2.1.2.4-1
ME BIT ORed CIRCUIT

TF ENABLE
(latch output)

LOOP-TEST ERROR
DMA-HANDSHAKE ERROR

TF BIT FROM
BIU #2
(on I/O 2^0 line)

SEND STATUS

FIGURE 1.2.1.2.4-2
TF BIT ORed CIRCUIT
command word aspects of interest and propagates the checker's output into the input of BIU #2. This result passes through BIU #2 and into BIU #1 via the Error Present/ME Bit ORed discrete as described above. Since this check is valid only toward the latter part of the time the command is present on the inter-chip I/O bus, ME from Chip #2 is sampled as above.

As a point of philosophy, the message errors detected by RT BIU #1 during an RT-receive message cause BIU #1 to suppress the status word; BIU #1 OR's the detected errors into the ME bit of the status word but no status word is returned. Some error conditions, e.g., word count errors, invite bus crashes if the status word is returned. The BIU does not attempt to sort and respond to some errant messages but simply withholds the status word on all errant, RT-receive messages. With this arrangement, the master controller sends the RT-receive message; then, because the message is errant and no status word is returned, the controller notes the "no-response" and typically retries the message. If retries fail, the controller typically uses the mode commands to retrieve the status word, BIT word, etc., to be used in a recovery procedure. With this process in mind, the ME bit set in the status response to an RT-receive message will only reflect BIU #2's contribution to the ME bit. Regarding an RT-transmit message, the ME bit set in the status response will again only reflect BIU #2's contribution. The command word must be valid (free of message errors and containing the correct terminal address) before BIU #1 will respond to it. So, the ME bit set in the returned status word cannot represent invalid manchester, etc. Contributions to the ME bit from BIU #1 and #2 would occur jointly when the discrete input to BIU #2 was set and BIU #1 detected a message error.

The Terminal Fail (T/F) bit, as mentioned above, can reflect BIU #1 or BIU #2 inputs, or both. BIU #1 OR's its internal loop test and its DMA-handshake test into the T/F bit. A loop test failure indicates that BIU #1 was unable to successfully compare data input to its encoder in parallel form with data passed through the encoder, transmitter, receiver, and collected by its decoder. A DMA-handshake failure indicates that BIU #1 was unable to complete the DMA-handshake before it was required (by its decoder or encoder) to pass another data word between itself and the host. BIU #2 OR's seven bits (Power-On-Reset, External-Terminal-Fail, and Other-Bus-inoperative) from its BIT word into the T/F bit. Six of these bits, External-Terminal-Fail and Other-Bus-Inoperative, can be set or reset by the RT host via BIU #2 control code 0110, Load Bit Register bits. The External-Terminal-Fail BITS is controlled only by the host. The Other-Bus-Inoperative bit can be set by the Transmitter-Shutdown mode command and can be reset by the Override-Transmitter-Shutdown mode command besides being controlled by the host. The third bit, Power-On-Reset, is set when the BIU #2 internal voltage level detector indicates an initialization or power dropout has occurred.
1.2.1.3 Interrupt Generation

As mentioned above, the BIU sets interrupts on various conditions, including:

1) message errors,
2) status word exceptions,
3) certain mode commands,
and, 4) program requirements.

Interrupt generation reflects one of several facts:

1) The BIU has encountered a manchester bus data transfer problem and error indications cannot be overcome without host intervention,

or, 2) The BIU has been initialized because of a power dropout or startup and needs to be set up by the host,

or, 3) The BIU has finished the bus oriented tasks required of it by the BIU program in host memory and the program requires host notification,

or, 4) The host decides to intervene in BIU operation and commands the BIU to gracefully halt operation.

As the word itself indicates, an interrupt is a break in an on-going operational scenario, and when such a break occurs, some trace of what happened must be recorded. Here the possible reasons for interrupt generation are recorded by the BIU in BIU #2's Internal Status Register (ISR) and Bit Register (BIT). Both of these are available to the BIU host and BIT in a remote controller is available to the master controller via the manchester bus by use of a mode command.

These interrupts can be viewed from two perspectives, that of the master controller and the remote terminal. These aspects are covered below.
1.2.1.3.1 Interrupts Generated in the Master Controller

Message errors detected by the BIU include:
1) manchester bi-phase errors,
2) word parity errors,
3) no response,
4) message too short, and
5) message too long.

The BIU may diagnose a message error incorrectly to begin with. For example, an error could be of such a nature that the sync detection conditions of the last data word of a given message were distorted and the BIU, not detecting the last word, registers an error of message-too-short. The BIU has automatic-retry capability and can be programmed for up to three additional message communication attempts. So, hard failures tend to be separated from random error occurrences suggested by this example.

In the case of a hard failure, the BIU will exhaust the retry attempt(s) and still find that message errors are present. When the BIU executes a message sequence, BIU #1 signals the failure of the sequence via the Error-Present line to BIU #2. At the end of message execution, the Error-Present flag prompts BIU #2 to transfer the error word data (representing specific message errors, Power-On-Reset, DMA error and the Loop-Test error) from BIU #1 into its BIT word (see Figure 1.2.1.3.1-1). RIT is cleared each time the BIU prepares to communicate on the bus. If BIU #1 indicates errors and the retry count is zero, BIU #2 will interrupt the host and halt its operation.

For the moment, set aside the discussion above and consider the treatment given to status words by the master controller. In each of the typical data bus messages, BIU #1 signals BIU #2 when a status word is present. BIU #2 uses the signal to load the incoming status word into the Recv Status Word Register (RSPR) or the Xmit Status Word Register (XSPR). Which status word goes to which register is indicated by Figure 1.2.1.3.1-3. BIU #2 selects the SWR to be loaded by way of information made available during the command word generation process. This SWR-Select signal is also used with the Status-Word-Present and the Error-Present signals from BIU #1, together with status word contents, to set status-word-related bits 10 thru 13 of BIU #2's ISR register. Setting bit 12 or 13 indicates the status word contained a parity, address or manchester error.
FIGURE 1.2.1.3.1-1
BIT WORD FORMAT

LSB

1 4 8 9 16

BIU #1 Loop-Test Error
DMA Error
Power-On-Reset
Invalid Manchester
Parity Error
Word Count High
Word Count Low
External Terminal Fail Bit 5
External Terminal Fail Bit 4
External Terminal Fail Bit 3
External Terminal Fail Bit 2
External Terminal Fail Bit 1
Invalid Command
No Response
External Terminal Fail Bit 0
Other Bus Inoperative
Halt (graceful)
Invalid Command
Instruction Halt Interrupt
Abort Interrupt
Control Code Graceful Halt Interrupt
Program Controlled Interrupt
(without data word (remote))
Invalid Instruction (Master) or Mode Command - Synchronize
Mode Data Present

0 = Receive, 1 = Transmit

Asynchronous Message Interrupt Present

Minor Cycle Interrupt (remote only)

Busy on dynamic bus control accept bit = 1

XTMI Status Exception (ME, T/F, Service Request, Subsystem Flag, Subsystem)

Retry Status Exception (ME, T/F, Service Request, Subsystem Flag, Subsystem)

XTMI Status Error (status word has manchester, parity or address error)

Subsystem Error (status word has manchester, parity or address error)

Interrupt Condition Present in Status Word (T/F, Service Request, Subsystem)

Fatal Transfer Error (DMA or self test error) or POR
As far as retry attempts are concerned, the Error-Present flag will prompt the BIU to either rectify the error in the status word or cause an interrupt to be generated. Setting bits 10 or 11 of the ISR register indicates the status word was valid but contained some "exception" (ME, T/F, Service Request, etc., see Figure 1.2.1.3.1-1). For this situation, the Error-Present flag would not be set and, hence, would not prompt BIU #2 to initiate a retry attempt. Yet, two status word exceptions (ME, Subsystem Busy = 1) indicate the Receive Command just transmitted was unsuccessfully received by the terminal and that a retry might rectify the problem. So, like the Error-Present flag, the two exceptional conditions found in the valid status word prompt BIU #2 to test the retry count and either execute another message sequence or generate an interrupt.

Beside generating interrupts when message error or busy conditions prevent successful communications, BIU #2, as part of the master controller configuration, generates interrupts in response to other conditions described below. In these cases, the BIU always stops operation until the interrupt is properly serviced.

Under two conditions BIU #2 will generate an interrupt when programmed to do so. The instruction pair used for command generation contains a 1-bit field (see Figure 1.2.1.1-2) which, when set, requires the BIU to generate an interrupt after executing any other action required by the instruction pair. The instruction pair may require a bus operation and, during execution, the controller may detect a message error or status word exception, ME or Subsystem Busy = 1. Under any of these conditions, programmed message retrys are attempted before generating the programmed interrupt. If the bus operation is ultimately unsuccessful, the appropriate message related conditions are recorded in the appropriate controller's BIT word and ISR. Then, Bit 4 of the ISR is set and
an interrupt generated. Now it may be that during bus operation the BIU detects a Loop-Test error, DMA error or Power-On-Reset. In any of these cases no retry is attempted. Here the appropriate condition is recorded in bits 14 thru 16 of the BIT word. Then, bit 4 and bit 14 of the ISR are set and an interrupt generated. There is a second way of programming an interrupt: the OP code of the instruction pair can be set to require the BIU to halt. In this situation, the BIU decodes the requirement and executes it by setting bit 1 of the ISR and then generating the interrupt.

A halt-interrupt condition occurs when the abort control code is sent to Chip #2. In this case, the BIU abors whatever activity it may be engaged in, sets bit 2 of the ISR, and interrupts the host.

Besides the two interrupts available via the stored program instructions and the interrupt via the abort command, a graceful halt interrupt is available to the host via control code 0111. Here the host can request the BIU halt operation. The BIU then finishes its present operation, sets bit 2 in the BIT word, sets bit 3 in the ISR, and interrupts the host. The graceful halt is executed identically to the program controlled interrupt; only the indicator is different.

Bit 5 of the ISR is set and an interrupt generated when the BIU discovers an instruction pair contains the same device address in both instruction words. This check is made during command generation and, when discovered, BIU operations halt without ever beginning data bus transmission.

Bit 6 of the ISR is set and an interrupt generated by the BIU when a mode command requiring mode data has been executed. While attempting to acquire the mode data, the controller may detect a message error or status word exception, ME or Subsystem Busy = 1. Under any of these conditions programmed message retries are attempted. If the bus operation is ultimately unsuccessful, the appropriate message related conditions are recorded in bits 7 thru 13 of the controller's BIT word. Then, bit 6 of the ISR is set and an interrupt generated. Now it may be that during bus operation the BIU detects a Loop-Test error, DMA error or Power-On-Reset. In any of these cases, no retry is attempted. Here the appropriate condition is recorded in bits 9 through 16 of the BIT word. Then, bit 14 of the ISR is set and an interrupt generated.

Bits 7 and 8 of the ISR are associated with the execution of an asynchronous message. Bit 8 indicates the BIU participated in an asynchronous message; bit 7 = 1 indicates the receiver of the message. The BIU processes these bits whenever it generates a command word with subaddress = 30. After executing the message associated with this command, the BIU generates an interrupt to the host. Treatment accorded message errors, specific status word exceptions, etc. is identical to that used for ISR bit 6 in the paragraph above.
Bit 10 thru 13 of the ISR is set and an interrupt generated when the status word received contains an interrupt condition. Treatment accorded message errors, specific status word exceptions, etc. are identical to that used for ISR bit 6 above. The conditions in the returned status word which interrupt the controller include T/F, Service Request, Subsystem Flag, Dynamic Bus Control Accept = 1. It is assumed that automatic message retries would not be scheduled in sensitive cases, e.g., use of the Dynamic Bus Control mode command.
1.2.1.3.2 **Interrupts Generated in the Remote Terminal**

In paragraph 1.2.1.3.1 the text describes how message errors detected by the BIU are transferred from BIU #1's error register into BIU #2's BIT register. This same process occurs in the remote terminal. Once a transfer is made, the remote controller tests for the presence of Power-On-Reset, DMA errors, or Loop-Test errors. If any of these are present, BIU will generate an interrupt. These are the only message-error related failures which can cause interrupt generation in the remote terminal.

Besides the above, BIU #2 as part of the remote controller configuration, generates interrupts in response to other conditions described below.

Bit 2 of the ISR is set and an interrupt generated when the abort command (control code 1111) is given to BIU #2. The host can use this command to stop all operation without regard to where the BIU may be in its sequence.

Bit 5 of the ISR is set and an interrupt generated when the RT BIU receives a valid message containing the synchronize mode command (without data word).

Bit 6 of the ISR is set and an interrupt generated when the RT BIU receives any of the mode commands, 10000 thru 11111 provided that the T/R bit of the mode command is a zero. Under such conditions, mode data is waiting for the host in BIU #2's Mode Data Register.

Bits 7 and 8 of the ISR are associated with the execution of an asynchronous message. Bit 8 indicates the BIU participated in an asynchronous message. Bit 7=1 indicates the BIU was the transmitter and bit 7=0 indicates the BIU was the receiver of the message. The BIU processes these bits whenever it receives a command word with subaddress = 30. After successfully executing the message associated with this command, the BIU generates an interrupt to the host.

Bit 9 of the ISR is set and an interrupt generated when the synchronize mode command (with data word) is received. Upon reception of this command, minor cycle time information is waiting for the host in BIU #2's Master Function Register.
1.2.1.3.3 Scenario Used in Interrupt Generation

When an interrupt is generated by the BIU, BIU #2 signals the host via its Interrupt Request line that the BIU needs service. Just before requesting service, BIU #2 sets the Busy/Continue bit in its Processor Control Register (PCR) and in BIU #1's Status Register. After generating the request, BIU #2 monitors the busy bit waiting for a change of condition.

In a remote controller BIU, any command sent to it is implemented by simply returning the status word with the busy bit set; no DMA activity occurs.

In either controller BIU, the activity allowed during the busy condition consists of:

a) monitoring the GO and Busy bits, and
b) implementing the control codes required by the host of BIU #2.

The control codes available to the host are:

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Load Mode Data Register (MDR)</td>
</tr>
<tr>
<td>0001</td>
<td>Load Master Function Register (MFR)</td>
</tr>
<tr>
<td>0010</td>
<td>Load Instruction Address Register (IAR)</td>
</tr>
<tr>
<td>0011</td>
<td>Load Base Address Register (BAR)</td>
</tr>
<tr>
<td>0100</td>
<td>Load Processor Control Register (PCR) (both BIUs)</td>
</tr>
<tr>
<td>0101</td>
<td>Load Status Word Data (SWD)</td>
</tr>
<tr>
<td>0110</td>
<td>Load Built-In-Test Register (BIT)</td>
</tr>
<tr>
<td>0111</td>
<td>Halt (graceful)</td>
</tr>
<tr>
<td>1000</td>
<td>Output MDR</td>
</tr>
<tr>
<td>1001</td>
<td>Output Recv Status (Mstr)/MFR (RT)</td>
</tr>
<tr>
<td>1010</td>
<td>Output IAR</td>
</tr>
<tr>
<td>1011</td>
<td>Output Xmit Status (Mstr)/BAR (RT)</td>
</tr>
<tr>
<td>1100</td>
<td>Output PCR</td>
</tr>
<tr>
<td>1101</td>
<td>Output ISR</td>
</tr>
<tr>
<td>1110</td>
<td>Output BIT</td>
</tr>
<tr>
<td>1111</td>
<td>Abort</td>
</tr>
</tbody>
</table>

These codes give the host control of the BIU during control-code initiated or power-up or power-dropout initiated busy states.

When BIU #2 initializes itself, it sets bit 14 (the POR bit) in BIT (see Figure 1.2.1.3.1-1). It then clears the ISR and other bits in BIT and sets the Busy and No-Go bits of the PCR to busy (0) and No-Go (0). Finally, it flags its condition by setting its interrupt line active. While in the initialized state, BIU #2's registers may be read but not written. The PCR is somewhat special. When loading the PCR, both BIU #1 and BIU #2 accept data from their respective I/O ports. The control code, Load PCR, sent to BIU #2, together with the control code strobe, causes BIU #2 to generate a
Figure 1.2.1.3.3-1

PROCESSOR CONTROL WORD FORMATT

Run = \{ 
\begin{align*} 
0 \text{ indicates no-go} & \quad \text{Busy}\text{: 0 indicates busy} \\
\text{busy} & \quad \text{Indicates no-go} \end{align*} 
\}

Indicates to BU1 #1; I says word on the I/O to the P/0 word

I/O, bit 5 (see Figure 1.2.1.1-2)

Bus Identifier; I says BU1 controls bus when a I is present in

and master function related interrupts

Selected Interrupt Inhibit; I inhibits mode data, asynch. mess.

0 says BU1 #1, BU1 #2 are remote

Mode; I says BU1 #1, BU1 #2 are master!

RT to RT Data Enable; I means RT Data is not stored

Bus-Control-Accept bit; I says RT can accept bus control if control is offered

Configuration Control; I says BU1 internal sampler is used,

0 says BU1 #1 is in the 8-bit mode

Mode; I says BU1 #1 is in the 16-bit mode.

Indicates to BU1 #1; I says word on the I/O to the P/0 word
code-execute strobe to BIU #1. Then, both BIUs load their respective PCRs. Looking at the format for the PCR given in Figure 1.2.1.3.3-1, bits 8 and 16 are used to alert BIU #1 that the data coincident with the code-execute strobe is PCR data. If the PCR word from the host has Busy and No-Go bits set to busy and no-go, BIU #1 will be set to the busy state and, regardless of its previous state, BIU #1 will now respond to all valid commands with the status word showing the busy status bit set. To properly enter the BIU into an operational scenario, BIU #2's BAR, IAR and MFR should be loaded; then the PCR of both BIU #1 and #2 should be loaded. To remove the BIU from the active state to the busy state, control code 1111 (halt gracefully) should be sent to BIU #2. BIU #2 will complete message processing if a message is present, set the BIU into the busy state, and then interrupt the host. At this point any of the registers of interest can be read and reloaded if necessary. Finally, PCRs should be loaded to re-enter active operation.
1.3 Interface

The user interface for the BIU will vary as to the configuration used. In this section enough data will be supplied to allow the interface design necessary to integrate a BIU (or BIU's) into the host electronics. The data will be broken down into I/O electrical characteristics, chip 1 timing, chip 2 timing, and chip-set system characteristics.

1.3.1 Electrical Characteristics

The input/output requirements in Table 1.3.1 are designed to allow a CMOS system, a Low Power Schottky system, or a CMOS/Low Power Schottky system. Serious considerations should be observed as far as I/O loading vs. data rates.

1.3.2 Pin Descriptions

1.3.2.1 BIU #1 Pin Description

See Table 1.3.2.1

1.3.2.2 BIU #2 Pin Description

See Table 1.3.2.2

1.3.3 BIU #1 Timing Characteristics

The timing information presented herein is the required input timing and the supplied output timing of BIU #1 only. This information should be used when BIU #1 is used in the stand-alone configuration or when host supplied interface appears between BIU #1 and BIU #2. The BIU #1 timing is as presented in Figure 1.3.3.

1.3.4 BIU #2 Timing Characteristics

The timing information presented herein is the required input timing and the supplied output timing of BIU #2 only. This information should be used when host supplied interface appears between BIU #1 and BIU #2 or when electronics other than that described in Paragraph 1.3.5 appears between BIU #2 and the host. The BIU timing is as presented in Figure 1.3.4.
The BIU I/Os can be divided into the following types. Pin-out drawings are given in Figure 1.

**TYPE 1**

The signals listed below are Type 1 I/Os:

- Busy/Disable
- Code Execute Strobe
- Cmd Wd Load (C)/Send Status (R)
- Cmd/Status Word Present
- Message Complete
- Disable Host Interface
- Select
- Word Count (5 lines)
- Load Address Register
- Interrupt Request
- Control Code In (4 lines)
- Control Code Strobe

These signals have the following characteristics:

- An output of one BIU chip must be capable of driving the same-named input of the other BIU chip or a CMOS load and simultaneously driving two LS TTL loads.
  \[ V_{OL} \leq 0.4\, V \] @ \[ I_{OL} = 800\, \mu A \]; \[ V_{OH} \geq V_{CC} - 0.4V \] @ \[ I_{OH} = 100\, \mu A \]
- Capacitive loading of the Type 1 outputs is 50 pf.
- Rise time for Type 1 outputs must be \leq 100 nsec.
- Fall time for Type 1 outputs must be \leq 100 nsec.
- Type 1 inputs must respond to input voltage levels as follows:
  \[
  \begin{align*}
  V_{IH} &= V_{CC} - 1.25\, V \\
  V_{IL} &= 0\, V \\
  V_{OH} \geq V_{CC} &\quad \text{Logic 1} \\
  V_{OL} \leq 0.5V &\quad \text{Logic 0}
  \end{align*}
  \]
- Rise and Fall times driving these inputs will be less than 100 nsec.
TYPE 2

The signals listed below are Type 2 I/Os:

<table>
<thead>
<tr>
<th></th>
<th>BIU #1</th>
<th>BIU #2</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMA Request</td>
<td>output</td>
<td>in-out</td>
</tr>
<tr>
<td>DMA Grant</td>
<td>input</td>
<td>in-out</td>
</tr>
<tr>
<td>DMA Read</td>
<td>output</td>
<td>in-out</td>
</tr>
<tr>
<td>DMA Write</td>
<td>output</td>
<td>in-out</td>
</tr>
<tr>
<td>DMA Acknowledge</td>
<td>input</td>
<td>in-out</td>
</tr>
<tr>
<td>Error Present/ME ORD</td>
<td>in-out</td>
<td>in-out</td>
</tr>
<tr>
<td>On Line/Off Line</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

These signals have the following characteristics:

- An output of one BIU chip must be capable of driving the same-named input of the other BIU chip or a CMOS load and simultaneously driving two LS TTL loads.

\[
V_{OL} \leq 0.4V @ I_{OL} = 800 \mu A; \quad V_{OH} \geq V_{CC} - 0.4V @ I_{OH} = 100 \mu A
\]

- Capacitive loading of the Type 2 outputs is 50 pf.

- Rise time for Type 2 outputs must be \( \leq 100 \ \text{nsec.} \)

- Fall time for Type 2 outputs must be \( \leq 100 \ \text{nsec.} \)

- Type 2 inputs must respond to input voltage levels as follows:

\[
V_{IH} = V_{CC} - 1.25 \ V \quad V_{CC} \quad \text{Logic 1}
\]
\[
V_{IL} = 0V \quad 0.5V \quad \text{Logic 0}
\]

- Rise and Fall times driving these inputs will be less than 100 nsec.
TYPE 3    Baseband rate = 1 MHz

The signals listed below are Type 3 outputs:

Manchester Out (2 lines)

- These signals must drive two LS loads. The
  \( V_{OL} \leq 0.4V @ I_{OL} = 800 \mu A; \quad V_{OH} \geq V_{CC} - 0.4V @ I_{OH} = 100 \mu A. \)
- Capacitive load \(< 25 \text{ pf.}\)
- Rise time \(< 40 \text{ ns @ 25 pf load}\)
- Fall time \(< 40 \text{ ns @ 25 pf load}\)
- Symmetry \(< 5 \text{ ns with similar 25 pf loads measured between 50\% of } V_{CC} \text{ points and pulse width of } \pm 10 \text{ ns as shown:}\)

The signals listed below are Type 3 inputs:

Manchester IN
Clock 1
Clock 2
Clock (10 MHz max)

- Input V MIN MAX
  \( V_{IL} = -0.3 \text{ volts} \quad 0.5 \text{ volts} \)
  \( V_{IH} = V_{CC} - 0.5 \text{ volts} \quad V_{CC} + 0.3 \text{ volts} \)
- Supplied rise and fall \( tr \leq 25 \text{ ns} \quad tf \leq 25 \text{ ns} \)
- Supplied symmetry. For the \( N(500\text{ns}) \pm 150 \text{ ns zero crossing signal received by the receiver, a signal of } N(500\text{ns}) \pm 175 \text{ ns pulse width measured from 50\% of } V_{CC} \text{ points shall be supplied to the Manchester In Port. The } \text{clocks shall be within a 50\% } \pm 15\% \text{ duty cycle.} \)

ELECTRICAL CHARACTERISTICS
TABLE 1.3.1

(cont)

47
TYPE 3  Baseband Rate = 5 MHz

The signals listed below are Type 3 outputs:

Manchester Out (2 lines)

- These signals must drive two LS loads. The $V_{OL} \leq 0.4\,\text{V} @ I_{OL} = 800\,\mu\text{A}$; $V_{OH} > V_{CC} - 0.4\,\text{V} @ I_{OH} = 100\,\mu\text{A}$.
- Capacitive load $\leq 25\,\text{pf}$.
- Rise time $\leq 10\,\text{ns} @ 25\,\text{pf}$ load
- Fall time $\leq 10\,\text{ns} @ 25\,\text{pf}$ load
- Symmetry $\leq 2\,\text{ns}$ with similar 25 pf loads measured between 50% of $V_{CC}$ points and pulse width of $\pm 5\,\text{ns}$ as shown.

The signals listed below are Type 3 inputs:

Manchester IN
Clock 1
Clock 2
Clock (10 MHz max)

- Input $V_{IL} = -0.3\,\text{volts}$ $0.5\,\text{volts}$
  $V_{IH} = V_{CC} - 0.5\,\text{volts}$ $V_{CC} + 0.3\,\text{volts}$
- Supplied rise and fall $tr \leq 25\,\text{ns}$
  $tf \leq 25\,\text{ns}$
- Supplied symmetry. For the $N(100\,\text{ns}) \pm 30\,\text{ns}$ zero crossing signal received by the receiver, a signal of $N(100\,\text{ns}) \pm 35\,\text{ns}$ pulse width measured from 50% of $V_{CC}$ points shall be supplied to the Manchester In Port. The clocks shall be within a 50% $\pm 15\%$ duty cycle.

ELECTRICAL CHARACTERISTICS
TABLE 1.3.1
(cont)
48
TYPE 4

The I/O Bus comprises the Type 4 I/O.

- When a BIU chip drives the I/O Bus it must be capable of driving two LS.TT L loads and simultaneously driving the same named port of the other BIU chip type.

\[ V_{OL} \leq 0.4V \oplus I_{OL} = 800 \mu A; \quad V_{OH} \geq V_{CC} - 0.4V \oplus I_{OH} = 100 \mu A \]

- A BIU chip using the I/O bus as an input must respond to voltage levels as follows:

<table>
<thead>
<tr>
<th>MIN</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IH} = V_{CC} - 1.25 )</td>
<td>( V_{CC} ) Logic 1</td>
</tr>
<tr>
<td>( V_{IL} = 0V )</td>
<td>( 0.5V ) Logic 0</td>
</tr>
</tbody>
</table>

- Capacitive loading of Type 4 outputs is 75 pf.

- Rise time for Type 4 outputs must be \( \leq 150 \) nsec.

- Fall time for Type 4 outputs must be \( \leq 150 \) nsec.

- Under the above loading conditions, the I/O ports of BIU Chip #1 must have built-in pull-up capability. When the I/O Bus is not being driven by BIU #1 of BIU #2 tri-state drivers or by any other source, BIU #1 pull-ups must pull the bus from the zero logic level to the one logic level within 1 usec.

ELECTRICAL CHARACTERISTICS

TABLE 1.3.1

(cont)

49
<table>
<thead>
<tr>
<th>PIN</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VCC - Supply pin - +5V ± 5%</td>
</tr>
<tr>
<td>2</td>
<td>I/O 2³⁸ - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>3</td>
<td>I/O 2³⁹ - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>4</td>
<td>I/O 2¹⁰ - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>5</td>
<td>I/O 2¹¹ - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>6</td>
<td>I/O 2¹² - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>7</td>
<td>I/O 2¹³ - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>8</td>
<td>I/O 2¹⁴ - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>9</td>
<td>I/O 2¹⁵ - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>10</td>
<td>DMA ACKNOWLEDGE - Input from host electronics indicating that a DMA write cycle has been completed or, during a read cycle, that data for the BIU is present on the I/O bus.</td>
</tr>
<tr>
<td>11</td>
<td>DMA WRITE - Output to host electronics issued following receipt of DMA GRANT indicating that the I/O bus contains data to be written to memory.</td>
</tr>
<tr>
<td>12</td>
<td>DMA GRANT - Input from host electronics following issuance of DMA REQUEST indicating that the I/O bus is inactive and that the host is ready to proceed with the DMA.</td>
</tr>
<tr>
<td>13</td>
<td>DMA READ - Output to host electronics issued following receipt of DMA GRANT indicating that the HS-3273 desires data from its host's memory.</td>
</tr>
<tr>
<td>14</td>
<td>DMA REQUEST - Output to host electronics indicating that HS-3273 is ready to perform a DMA transfer.</td>
</tr>
<tr>
<td>15</td>
<td>BUSY/DISABLE - Input which indicates to the BIU that the host is busy. This signal inhibits DMA activity within HS-3273; it will also result in setting the busy bit in the status word and only returning the status word if the BUSY/DISABLE line is active during the trailing edge time of CMD.WD LD(C)/SEND STATUS WD(RT).</td>
</tr>
<tr>
<td>Pin Function</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>-------------</td>
</tr>
<tr>
<td><strong>WORD COUNT 2⁰</strong></td>
<td>Output and least significant bit of a word indicating the number of DMA cycles required to fulfill a command.</td>
</tr>
<tr>
<td><strong>WORD COUNT 2¹</strong></td>
<td>Output and 2¹ bit of a word indicating the number of DMA cycles required to fulfill a command.</td>
</tr>
<tr>
<td><strong>WORD COUNT 2²</strong></td>
<td>Output and 2² bit of a word indicating the number of DMA cycles required to fulfill a command.</td>
</tr>
<tr>
<td><strong>WORD COUNT 2³</strong></td>
<td>Output and 2³ bit of a word indicating the number of DMA cycles required to fulfill a command.</td>
</tr>
<tr>
<td><strong>WORD COUNT 2⁴</strong></td>
<td>Output and most significant bit of a word indicating the number of DMA cycles required to fulfill a command.</td>
</tr>
<tr>
<td><strong>V ss</strong></td>
<td>Circuit ground.</td>
</tr>
<tr>
<td><strong>MESSAGE COMPLETE</strong></td>
<td>Output to host electronics indicating completion of transmission onto the serial bus or completion of message reception. Once a message handling process is started, HS-3273 implements the appropriate algorithm and always follows that with a message-complete indication.</td>
</tr>
<tr>
<td><strong>CMD WD LD(C)/SEND STATUS WD(RT)</strong></td>
<td>Input (in Controller Mode) used to stimulate HS-3273 to accept for transmission a command word present on the 16 bit I/O bus. In the Remote Mode, pin 23 is an output used by HS-3273 to indicate a command word for the terminal being processed; in the Remote Mode, HS-3273 expects to receive status-word-related data (Terminal-Eaill, flag, subsystem flag and service request) on 16-bit I/O bus bits 2⁰, 2¹, 2², respectively.</td>
</tr>
<tr>
<td><strong>CMD WD/STATUS WD PRESENT</strong></td>
<td>Output to host electronics indicating that HS-3273 has presented a command or status word on the I/O bus resulting from reception of the beginning of a message.</td>
</tr>
<tr>
<td><strong>MANCHESTER OUT &quot;T&quot;</strong></td>
<td>True encoder output to serial bus transmitter. Held at logic &quot;1&quot; when HS-3273 encoder is inactive.</td>
</tr>
<tr>
<td><strong>MANCHESTER OUT &quot;F&quot;</strong></td>
<td>False encoder output to serial bus transmitter. Held at logic &quot;1&quot; when HS-3273 encoder is inactive.</td>
</tr>
<tr>
<td><strong>ERROR PRESENT</strong></td>
<td>Discrete output to host electronics indicating that an error has been detected in a received or transmitted message. During the time when HS-3273 output is active, ERROR PRESENT becomes an input; a &quot;1&quot; or &quot;0&quot; present on pin 27 during the time of the trailing edge of CMD WD/STATUS WD PRESENT will be transferred into the status word's message-error bit position. This feature allows the RT to indicate to the controller that some aspect of the command word just received was invalid.</td>
</tr>
</tbody>
</table>
### TABLE 1.3.2.1-BIU PIN FUNCTION DESCRIPTION

<table>
<thead>
<tr>
<th>Code</th>
<th>Function Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>28</td>
<td>CODE EXECUTE - Input from host electronics which enables the HS-3273 command decoder to accept configuration and/or command data present on the I/O bus. The CODE EXECUTE strobe keys on the state of $2^0$ of the I/O bus. When $2^0 = 1$ during the strobe time, the data on the I/O bus is considered to be configuration information (see configuration data format); otherwise, HS-3273 interprets I/O bus bits $2^2$ and $2^1$ as follows:</td>
</tr>
<tr>
<td>29</td>
<td>RESET - Initializes the HS-3273. HS-3273 is inhibited after receipt of a RESET strobe until HS-3273 is configured by CODE EXECUTE together with appropriate configuration data on the I/O bus.</td>
</tr>
<tr>
<td>30</td>
<td>CLOCK 2 - For data rates greater than 2 Mbps, CLOCK 2 is to be an asynchronous clock at 2X data rate. For data rates less than 2 Mbps, CLOCK 2 is to be grounded.</td>
</tr>
<tr>
<td>31</td>
<td>CLOCK 1 - For data rates greater than 2 Mbps, CLOCK 1 is to be a synchronized 2X clock to MANCHESTER IN. For data rates less than 2 Mbps, CLOCK 1 is to be an asynchronous 10X data rate clock.</td>
</tr>
<tr>
<td>32</td>
<td>MANCHESTER IN - Input from serial bus received in single-ended bi-phase Manchester form.</td>
</tr>
<tr>
<td>33</td>
<td>I/O $2^0$ - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>34</td>
<td>I/O $2^1$ - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>35</td>
<td>I/O $2^2$ - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>36</td>
<td>I/O $2^3$ - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>Pin</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>-------------</td>
</tr>
<tr>
<td>37</td>
<td>I/O 2&lt;sup&gt;4&lt;/sup&gt; - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>38</td>
<td>I/O 2&lt;sup&gt;5&lt;/sup&gt; - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>39</td>
<td>I/O 2&lt;sup&gt;6&lt;/sup&gt; - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>40</td>
<td>I/O 2&lt;sup&gt;7&lt;/sup&gt; - Bidirectional data bus utilized for command and data transfer between the host electronics including HS-3274 or equivalent and HS-3273.</td>
</tr>
<tr>
<td>PIN</td>
<td>DESCRIPTION</td>
</tr>
<tr>
<td>-----</td>
<td>-------------------</td>
</tr>
<tr>
<td>1</td>
<td>V&lt;sub&gt;CC&lt;/sub&gt;</td>
</tr>
<tr>
<td>2</td>
<td>I/O 2&lt;sup&gt;8&lt;/sup&gt;</td>
</tr>
<tr>
<td>3</td>
<td>I/O 2&lt;sup&gt;9&lt;/sup&gt;</td>
</tr>
<tr>
<td>4</td>
<td>I/O 2&lt;sup&gt;10&lt;/sup&gt;</td>
</tr>
<tr>
<td>5</td>
<td>I/O 2&lt;sup&gt;11&lt;/sup&gt;</td>
</tr>
<tr>
<td>6</td>
<td>I/O 2&lt;sup&gt;12&lt;/sup&gt;</td>
</tr>
<tr>
<td>7</td>
<td>I/O 2&lt;sup&gt;13&lt;/sup&gt;</td>
</tr>
<tr>
<td>8</td>
<td>I/O 2&lt;sup&gt;14&lt;/sup&gt;</td>
</tr>
<tr>
<td>9</td>
<td>I/O 2&lt;sup&gt;15&lt;/sup&gt;</td>
</tr>
<tr>
<td>10</td>
<td>DMA ACKNOWLEDGE</td>
</tr>
<tr>
<td>11</td>
<td>DMA WRITE</td>
</tr>
<tr>
<td>12</td>
<td>DMA GRANT</td>
</tr>
<tr>
<td>13</td>
<td>DMA READ</td>
</tr>
<tr>
<td>14</td>
<td>DMA REQUEST</td>
</tr>
<tr>
<td>15</td>
<td>BUSY/DISABLE</td>
</tr>
<tr>
<td>16</td>
<td>WORD COUNT 2&lt;sup&gt;0&lt;/sup&gt;</td>
</tr>
<tr>
<td>17</td>
<td>WORD COUNT 2&lt;sup&gt;1&lt;/sup&gt;</td>
</tr>
<tr>
<td>18</td>
<td>WORD COUNT 2&lt;sup&gt;2&lt;/sup&gt;</td>
</tr>
<tr>
<td>19</td>
<td>WORD COUNT 2&lt;sup&gt;3&lt;/sup&gt;</td>
</tr>
<tr>
<td>20</td>
<td>WORD COUNT 2&lt;sup&gt;4&lt;/sup&gt;</td>
</tr>
<tr>
<td>SIGNAL NAME</td>
<td>INPUT/OUTPUT</td>
</tr>
<tr>
<td>---------------------------</td>
<td>---------------------------</td>
</tr>
<tr>
<td>I/O Bus</td>
<td>Input/Output Tristate</td>
</tr>
<tr>
<td>DMA Request</td>
<td>Input/Output Tristate</td>
</tr>
<tr>
<td>DMA Grant</td>
<td>(Low Active)</td>
</tr>
<tr>
<td>DMA Write</td>
<td></td>
</tr>
<tr>
<td>DMA Read</td>
<td></td>
</tr>
<tr>
<td>DMA Acknowledge</td>
<td></td>
</tr>
<tr>
<td>Control Code Strobe</td>
<td>Inputs</td>
</tr>
<tr>
<td>Control Code Inputs</td>
<td>(Strobe Low Active)</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>Interrupt Request</td>
<td>Output</td>
</tr>
<tr>
<td></td>
<td>(Low Active)</td>
</tr>
<tr>
<td>SIGNAL NAME</td>
<td>INPUT/OUTPUT</td>
</tr>
<tr>
<td>---------------------</td>
<td>------------------</td>
</tr>
<tr>
<td>Busy/Disable</td>
<td>Output (Low Active)</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>Code Execute Strobe</td>
<td>Output (Low Active)</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>Message Complete</td>
<td>Input (Low Active)</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>Command/Status</td>
<td>Input (Low Active)</td>
</tr>
<tr>
<td>Present</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>SIGNAL NAME</td>
<td>INPUT/OUTPUT</td>
</tr>
<tr>
<td>-----------------------------</td>
<td>----------------------</td>
</tr>
<tr>
<td><strong>Host Interface Visible</strong></td>
<td>Output (Low Active)</td>
</tr>
<tr>
<td><strong>On Line/Off Line</strong></td>
<td>Input/Output (Low Active)</td>
</tr>
<tr>
<td><strong>Load Address Register</strong></td>
<td>Output (Low Active)</td>
</tr>
<tr>
<td><strong>Error Present/MEORD</strong></td>
<td>Input (Low Active)</td>
</tr>
<tr>
<td><strong>Select</strong></td>
<td>Output</td>
</tr>
<tr>
<td>SIGNAL NAME</td>
<td>SIGNAL FUNCTION</td>
</tr>
<tr>
<td>-------------</td>
<td>----------------</td>
</tr>
<tr>
<td>Command Word Load/ Send Status</td>
<td>Input/Output</td>
</tr>
<tr>
<td>Input from BIU #1 requesting service request, subsystem flag and terminal fail status word (remote only).</td>
<td></td>
</tr>
<tr>
<td>Input clock 10 MHz maximum.</td>
<td></td>
</tr>
<tr>
<td>Clock</td>
<td>Input</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Reference Clock

Interval to the BUU 41

1 Bit Time

Command word load/status read

— 8½ bit times —

BUU 41 I/O lines

(16-bit mode)

end/status Present

(16-bit mode)

B I U 4 1 I / O lines

(8-bit mode)

end/status Present

(8-bit mode)

500 msec min setup time

valid user inputs

- 0 hold time (referenced to command word load/status read)

When command word load/status read is active, the user must supply inputs on BUU 41 I/O lines 10, 11, 12 and 13.

These inputs are positive true and

- S represents the Terminal Fail flag of the returned status word;
- 1 represents the Subsystem Flag and
- 3 represents the Service Request

Reception of a command word (0F) or status word (07)
Loading configuration data into HS-3273.

Enumeration of I/O drivers:

1. **Host's I/O drivers**
   - Valid configuration data
   - Loading configuration data into HS-3273

2. **Code Execute**
   - 50 Min.
   - 20 Min.
   - 100 Max.
   - Valid data
   - Loading an output error data request into HS-3273
   - 200 Min.
   - 100-350
   - Valid error data
   - Causing the HS-3273 lower byte to enter Hi-Z state after host has read the HS-3273 error data.

3. **Code Execute**
   - 50 Min.
   - 120 Min.
   - Valid control code (RT to RT msg.)
   - Loading a "next message will be RT to RT" request into HS-3273.

**Note:** All times in nanoseconds.
Code Execute Strube

200 MIN

120 MIN

BIIU I/O lines

Valid cmd

Reset BIIU*1 via control code

Reset

200 MIN

BIIU I/O lines

Valid cmd word data

Cmd word load/send status

900 MIN

180 MIN

Loading BIIU*2 (as controller) with a command word for transmission

Notes: All times in nssec
2x internal data rate clock is used when the NS-3273 is configured to run with an asynchronous 1x external data rate clock. A 2x internal data rate clock is substituted when the NS-3273 is configured to run with a synchronous 2x external data rate clock.

Leading edge of DMA REQUEST is not phase related to the 2x/1x internal clock; the clock is shown for reference use with other DMA signals.

Trailing edge of DMA REQUEST is synchronous to 2x/1x clock.

**DMA SEQUENCE FOR NS-3273 (Configured for 16 bit I/O data bus)**

Note: All times in ns.
8-BIT MODE (2 READ CYCLES)

8-BIT MODE (2 WRITE CYCLES)

DMA Control Sequence for DEC 11/78 (1981)
Control Code Timing

Biu #2 Dma cycle - Normal cycle
(Biu #2 initiated)

Busy/Disable

Dma Request

Dma Grant

Dma Write
Dma Read

Dma Acknowledge

Biu I/O

Bus

Write Data Stable

Read Data Stable

Write Data Inhibit

800 ns

No max limit

Input to Biu
Control codes:
0000 = 0111

Output from B2
Control codes:
1000 = 1111

Note: Dma request remains inactive for both cases above.

Figure 1.3.4 Biu #2 Timing 64
**DMA Cycle - Mode Code - Chip 1 initiated**

**ERROR READ CYCLE - Chip 2 Read of Chip 1**

**Message Complete**

**ERROR Present/No Error**

**I/O Bus**

**Code Execute Strb**

**Online/Offline**

---

Above for master mode, remote mode error present need be stable only until leading edge of first code execute strb.

**Figure 1.3.4 (Cont)**

65
Figure 1.3.4 (cont)
**Load Address Register**

I/O Bus (output)

300 ns max

100 ns min

**Code Execute Strobe**

I/O Bus (output)

200 ns min

100 ns min

$k_{pw} = 900$ ns

at 1 MHz

$k_{pw} = 200$ ns

min

*Figure 13.4 (cont)*

BIU #2 Timing
1.3.5 BIU Chip-Set "Module" Characteristics

When the BIU chip set is used in a system, certain system design precautions must be made. These primarily involve data transfer characteristics of the BIU's. As described in paragraphs 1.3.2, 1.3.3, and 1.3.4, the BIU not only performs DMA and Discrete Data Transfers to the host, but also between BIU #1 and BIU #2. These transfers must either be expected by the host or be isolated from the host. The following sub-paragraphs describe a BIU chip set with the necessary "isolation interface" to be a stand-alone module.

1.3.5.1 Logic Considerations

The logic diagram shown in Figure 1.3.5.1 is the recommended minimum interface logic to obtain an "isolated" stand-alone module. All transfers to and from the host would be DMA or Programmed I/O. Provision is also made to allow decode of command/status words. Logic elements could be CMOS, Low Power Schottky, or any MOS compatible devices.

1.3.5.2 Pin Descriptions

The pin descriptions in Table 1.3.5.2 describe the BIU module to host interconnection only (I/O Bus, Address Bus, DMA and control signals).

1.3.5.3 Timing Characteristics

Again here only the host related signals as in Paragraph 1.3.5.2 will be discussed. This basic timing should give good insight to system design requirements. The timing is as shown in Figure 1.3.5.3.
**FIGURE 1.3.5.2**

**MODULE PIN DESCRIPTION**

<table>
<thead>
<tr>
<th>SIGNAL NAME</th>
<th>INPUT/OUTPUT</th>
<th>SIGNAL FUNCTION</th>
</tr>
</thead>
</table>
| Command/Status Data    | Output       | • Buffered internal data bus  
• Used to external decode mode codes or illegal command  
• Used with command/status present  
• See BIU #1 timing |
| Address Bus            | Output (Tri-State) | • Output of DMA address counter  
• Data enabled by address enable |
| Address Enable         | Input (Low Active) | • Enables 16-bit address counter output  
• Normally connected to DMA grant |
| I/O Bus                | I/O (Positive Logic) | • 16-bit data path between BIU and host  
• See timing |
| Data Enable            | Input (Active Low) | • Enables bi-directional interface for DMA operation  
• Normally connected to DMA grant |
| DMA Request            | Output       | • DMA cycle for all instruction words, pointer words, tag words and bus data |
| DMA Grant              | Input        |                                                                 |
| DMA Read               | Output       |                                                                 |
| DMA Write              | Output       |                                                                 |
| DMA Acknowledge        | Input (Active Low) | • DMA originate from BIU #1 or BIU #2 |
**FIGURE 1.3.5.2**

**MODULE PIN DESCRIPTION**

<table>
<thead>
<tr>
<th>SIGNAL NAME</th>
<th>INPUT/OUTPUT</th>
<th>SIGNAL FUNCTION</th>
</tr>
</thead>
</table>
| Clock              | Input        | • Master Clock for BIU #2  
• Frequency 10 MHz (max)                                                          |
| Illegal Command    | Input (Low Active) | • Active when remote command received is not executable                        |
| Word Count Out     | Output (Positive Logic) | • Counts from zero to the # of words received or transmitted  
• Used to steer hardware registers in a "dumb" remote typically |
| Manchester to XMTR | Output (Active Low) | • See BIU #1 timing  
• Drive to 1553B Transmitter                                                     |
| Manchester from RCVR| Input (Positive Logic) | • See BIU #1 timing  
• Unipolar input from 1553B receiver                                               |
| Clock 1            | Input        | • Ten times data rate when internal sampling used  
• Two times data rate when external sampling used  
• Synchronous with data in external sample mode  
• See BIU #1 timing                                                              |
| Clock 2            | Input        | • Two times data rate when in external sample mode  
• Asynchronous  
• Not used in internal sample mode                                                |
### FIGURE 1.3.5.2

**MODULE PIN DESCRIPTION**

<table>
<thead>
<tr>
<th>SIGNAL NAME</th>
<th>INPUT/OUTPUT</th>
<th>SIGNAL FUNCTION</th>
</tr>
</thead>
</table>
| Command/Status Present           | Output (Active Low)   | • Active for cmd in remote mode  
• Active for status in master mode  
• Used with illegal cmd or cmd/status data  
• See BIU #1 timing               |
| Interrupt Request                | Output (Active Low)   | • Active level indicates interrupt  
• Clear interrupt by loading processor control word to run condition          |
| On-Line/Off-Line                 | I/O (Low Active)      | • Pulse from "on line" BIU #2 after entering run condition  
• Synchronizes "off line" BIU #2 in redundant operation                        |
| Select (IW2 Bit 6)               | Output (Positive Logic)| • Reflects state of instruction word 2 bit-6 after IW2 DMA is complete         |
| Control Code                     | Input (Positive Logic)| • Codes 0000 + 0110 activate interface buffer to accept a 16-bit word from host |
| Control Code Strobe              | Input (Active Low)    | • Codes 1000 + 1110 activate interface buffer to output a 16-bit word to the host |
|                                  |                       | • Code 0111 causes the BIU to interrupt after message is complete              |
|                                  |                       | • Code 1111 causes the BIU to cease operation and interrupt at the time of the strobe |
|                                  |                       | • See BIU module timing                                                       |
|                                  |                       | • No host DMA action                                                          |
Timing for External Use of Command/Status

**DMA Request**

**DMA Grant**

**DMA Read/DMA Write**

**DMA Acknowledge**

**Address Bus**

**I/O Bus**

For DMA:

Timing overview refers to BIU and BIU #2 Timing

**Assumptions:**

Address Enable, Data Enable, and DMA GEMI are common

**DMA Cycle**

*Figure 13.5.3* BIU Module Timing
Control Code Timing

Note: DMN WRITE & DMN READ is gated on the module with DMN Grant. Inverted to the module WRITE & READ switch with control codes but do not appear at the module/host interface because the Request/Grant sequence does not get inverted.

Note: Please review and understand BIU #1 and BIU #2 timing before designing with the above data.
MEMORANDUM FOR: Defense Technical Information Center/OCQ
8725 John J. Kingman Rd, Suite 0944
Ft Belvoir, VA 22060-6218

FROM: Det I AFRL/WST (STINFO)
Bldg 640 Rm 60
2331 12th Street
Wright-Patterson AFB OH 45433-7950

SUBJECT: Notice of Change in a Technical Report

1. Reference AFWAL-TR-83-1084; Title: Bus Interface Unit LSI Chip Development; AD B073968.

2. Please change distribution statement on this report from Distribution Statement B (US Government agencies only) to Distribution Statement A (Approved for public release, distribution unlimited).

3. Please call me at DSN 785-5197, if more information is needed.

LOLITA V. MITCHELL
STINFO and Tech Editing
Technical Information Branch