Title shown on Reprint

Authors listed on Reprint

Univ. of Texas
Austin, TX 78712-1084

U. S. Army Research Office
P. O. Box 12211
Research Triangle Park, NC 27709-2211

The view, opinions and/or findings contained in this report are those of the author(s) and should not be construed as an official Department of the Army position, policy, or decision, unless so designated by other documentation.

Approved for public release; distribution unlimited.

ABSTRACT SHOWN ON REPRINT

91-05317

UNCLASSIFIED

UNCLASSIFIED

UNCLASSIFIED
Best Available Copy
InGaAs-GaAs quantum well vertical-cavity surface-emitting laser using molecular beam epitaxial regrowth

G. Lei, T. J. Rogers, D. G. Deppe, and B. G. Streetman
Microelectronics Research Center, Department of Electrical and Computer Engineering,
The University of Texas at Austin, Austin, Texas 78712-1084

(Received 19 November 1990; accepted for publication 17 December 1990)

Data are presented demonstrating a design and fabrication process for the realization of high-efficiency, low-threshold vertical-cavity InGaAs-GaAs quantum well lasers with light emission through the top (epitaxial) surface. Crystal growth is performed using a two-step molecular beam epitaxial growth process to utilize lateral current injection into the device active region. The device structure allows the top surface (emission side) reflector to be optimized (for either high efficiency or low threshold) after crystal growth through the deposition of electron beam evaporated dielectric layers. Maximum continuous-wave output power in excess of 1.2 mW at 300 K, and differential quantum efficiency greater than 25% (3.9 mA threshold) are demonstrated. Low-threshold values of 2.3 mA are measured on devices with increased mirror reflectivity (through the addition of dielectric layers).

There has been considerable recent interest in the vertical-cavity surface-emitting laser (VCSEL) due to significant advantages that this structure possesses in terms of device geometry. The micro-cavity allows for a greatly reduced active volume and thus has the potential for ultralow-threshold currents. Light emission normal to the epitaxial surface, along with the small device area, also make it possible to realize densely packed two-dimensional arrays which may find applications in various future optoelectronic systems, such as optical computers and large-area high-power laser systems. Large-scale wafer testing may also reduce the manufacturing cost of VCSELs relative to lateral-cavity edge-emitting devices. Along with these device advantages from an applications point of view, the device geometry has also been suggested to play an important role in laser performance in a more fundamental way, with the closely spaced, highly reflecting mirrors becoming optically coupled to the VCSEL active region, especially for the quantum well (QW) VCSEL.

Despite these advantages, current VCSEL devices still suffer from high-threshold current densities and low-power efficiencies due to limitations in mirror design, and high electrical series resistance due to poor hole carrier injection characteristics across the AlAs-(Al)GaAs heterojunctions used in the p-type distributed Bragg reflectors. In this letter we describe a novel VCSEL device structure designed to circumvent these problems. The device structures are realized using a molecular beam epitaxial (MBE) regrowth over a thin n-type current blocking layer to allow for lateral current injection into the VCSEL active region, as well as modal confinement of the photon to the lasing cavity. Low-threshold and high-efficiency laser operation is demonstrated. The structure should also be capable of reduced series resistance as compared to other VCSEL designs.

The device structures are epitaxial grown using MBE. A schematic cross section of the upper half of the device is shown in Fig. 1. The initial epitaxial layer structure consists of a 1 μm n+ GaAs buffer, followed by a 21.5 pair n-type quarter wave stack of GaAs/AlAs, a lower n-type Al0.67Ga0.33As confining layer, an undoped active region consisting of two 60 Å In0.53Ga0.47As pseudomorphic QWs with three 60 Å GaAs barriers, an upper p-type Al0.67Ga0.33As confining layer, one p-type quarter-wave pair of AlAs/GaAs, a 200 Å p-type Al0.67Ga0.33As etch stop layer, and finally a 600 Å n-type GaAs current blocking layer. The p- and n-type Al0.67Ga0.33As confining layers and QW active region have a total combined thinness of an optical wavelength. The p-type AlAs/GaAs pair is grown with an eight-period graded superlattice between the layers in order to minimize series resistance. The substrate temperature is reduced to 535 °C for the growth of the QW active region, while the rest of the structure is grown at 600 °C. After initial growth the wafer is removed from the MBE system and 10-μm-diam openings are etched using a 2.3 mA are measured using standard photolithography techniques in photoresist deposited on the epitaxial side of the wafer. The 600 Å n-type GaAs current blocking layer is then selectively removed using an H2O2:NH3(OH) etch with the pH adjusted to ~7.2. The exposed 200 Å Al0.67Ga0.33As is then selectively etched using a dilute HF:H2O solution.

![FIG. 1. Schematic cross section (not to scale) showing the VCSEL structure. The device active region consists of two 60 Å In0.53Ga0.47As QWs with three 60 Å GaAs barriers. The upper two AlAs/GaAs n-type pairs are deposited in a second MBE growth.](image-url)
This etch leaves a smooth $p$-type GaAs layer on which to perform the next MBE growth. After removing the photoresist mask, the wafer is returned to the MBE system for the growth of two more $p$-AlAs/GaAs quarter-wave pairs, again with superlattice grading layers inserted at each AlAs/GaAs interface.

After the MBE crystal growth, 60-µm-diam photore sist dots are defined covering the previously defined 10-µm-diam regions. A layer of Ag metallization is then deposited on the $p$-type epilayer surface with a "lift-off" process used to remove the metallization from the 10-µm-diam area. Electrical isolation of the individual VCSEL devices is achieved by etching ~2-µm-deep troughs into the epilayer layers around each emitter. This leaves rectangular contact pads of ~400 µm on a side of each device. Indium metallization used to mount the wafer for the MBE crystal growth is used for the $n$-side contact. The effectiveness of the current blocking layers is tested by viewing the devices through an optical microscope from the top with an infrared viewer. With the devices under bias, light emission can only be detected in the vicinity of the etched and regrown 10 µm dots, demonstrating the effectiveness of the 600 Å $n$-type current blocking layer.

The reflectivity of the $p$-side mirror is next enhanced through the deposition of successive pairs of SiO$_2$/Si dielectric layers using electron beam evaporation. The electroluminescence spectrum is measured before and after the deposition of each pair of SiO$_2$/Si. The full width at half maximum of the spontaneous spectrum is reduced from ~105 Å with just the three-pair AlAs/GaAs Bragg reflector, to ~13 Å after the deposition of three pairs of SiO$_2$/Si. After deposition of the fourth pair of SiO$_2$/Si, lasing is observed in several of the devices. We note that during the deposition of the first SiO$_2$/Si pair an error in the SiO$_2$ layer thickness occurred, which reduced the reflectivity of the top mirror. The design SiO$_2$ layer thickness is 1620 Å, while the actual thickness deposited on these devices is ~2400 Å. The next Si layer has been accordingly thinned to offset the error, but the four-pair SiO$_2$/Si measures ~0.5% less in reflectivity than for optimized four-pair SiO$_2$/Si reflectors. Because the reflectivity required for lasing in the QW VCSEL is very high, absolute reflectivity measurements are difficult to perform.

Figure 2 shows the continuous wave (cw) room temperature lasing characteristics of one of the lower threshold devices. The lasing threshold current is measured to be ~3.9 mA, and the linewidth is less than 1 Å, which is the spectrometer resolution, at the lasing wavelength of ~9830 Å. The maximum cw output power is greater than 1.2 mW, with a maximum differential slope efficiency of ~25% up to 0.5 mW of power. This cw slope efficiency is close to the highest yet measured for a QW VCSEL, and in spite of the inevitable absorption loss which occurs in the amorphous Si layers. The relatively high efficiency most likely results from a close to optimum balance between the rear mirror reflectivity, determined by the 21.5 pairs of $n$-type AlAs/GaAs, and the top mirror reflectivity which is ~98% for the VCSEL used. Above 1 mW of power the slope efficiency decreases slightly apparently due to device heating.

Figure 3 shows the VCSEL cw characteristics after a fifth SiO$_2$/Si pair is deposited. For five pairs the threshold current is further reduced, with the device measured for Fig. 3 having a threshold current of ~2.7 mA (a different device than that measured for Fig. 2). A maximum cw output power of 0.9 mW is measured on this VCSEL, which is the highest of several devices measured. The device of Fig. 2 also lased at 2.7 mA with five SiO$_2$/Si pairs, but with lower output power. Many VCSEL devices which did not lase with four pairs were found to lase upon adding the fifth SiO$_2$/Si pair. The lowest cw threshold current measured on devices with five SiO$_2$/Si pairs is 2.3 mA.

The MBE regrowth process provides a particular advantage in that the emission side mirror reflectivity can be optimized to some degree independently of the epitaxially grown structure in order to improve device performance.
Low slope efficiency and low power have previously been major drawbacks of the VCSEL, but data from the current devices suggest that these are not intrinsic limitations to the VCSEL, even for QW active regions. Because of absorption loss in the current devices due to the amorphous Si layers used in the top mirrors, considerable improvement in the efficiencies measured for this type of MBE-regrown structure should be realizable with lower loss material choices for the evaporated dielectric stack.

Along with the flexibility in the top mirror design, the regrown device structure presented here offers some degree of optical mode confinement to the laser cavity. Outside the 10 μm active part of the VCSEL, the additional current blocking layers shift the cavity mode away from the ~9800 Å lasing wavelength. Reflectivity measurements show in fact that for crystal regions containing the current blocking layers there are no Fabry-Perot transmission peaks in the bandwidth of the high reflectivity region of the semiconductor Bragg reflectors.

Another drawback to previous device structures for the QW VCSEL is very high series resistance, mainly due to the poor hole transport across p-type AlAs/(Al)GaAs heterojunctions. In our current devices we also find high series resistance which we have determined to arise from the p-type side of the device. Lasing occurs at a forward voltage of ~4.5 V, which is comparable to other VCSEL structures utilizing a p-type AlAs/GaAs Bragg reflector. Note, however, that previous device structures have utilized as many as 20 pairs of AlAs/GaAs on the p side, with the series resistance through the mirrors being very sensitive to both p-type doping level and interface grading. We believe, therefore, that the series resistance of the current device structure is far from optimized and can be greatly reduced through the choice of number of p-type mirror pairs, p-type doping level, and interface grading.

In summary, data have been presented on a new VCSEL device structure which utilizes an MBE regrowth process to allow lateral current injection into the QW active region, optimization of the top surface mirror for high slope efficiency, and optical mode confinement. Because of the planarity of the process, this process may be more readily scalable to reduced device dimensions compared with the VCSEL structures employing deep etching. The device structure also has the potential for less series resistance than other VCSEL designs, which should allow for further improvements in device operating performance.

This work has been supported through The University of Texas research funds (CL and DGD), the Joint Services Electronics Program contract No. AFOSR F492620-89-C-0044, and the Army Research Office contract No. DAAL 03-88-K-0060 (TJR and BGS).