VLSI PROCESS PROBLEM DIAGNOSIS AND YIELD PREDICTION: A COMPREHENSIVE TEST STRUCTURE AND TEST CHIP DESIGN METHODOLOGY

W. Yarborough, W. Lukaszek, J. Meindl

Center for Integrated Systems
Stanford University
Stanford, CA 94305
(415)-323-6100

Abstract

A comprehensive test chip has been designed for fabrication line monitoring, process problem diagnosis, and yield modeling of a two layer metal, oxide isolated, N-well CMOS process. The design philosophy emphasizes global optimization of test structure choices and sizes necessary for sufficiently sensitive detection and unambiguous determination of functional location and densities of process related yield detractors. The test chip has been designed to accompany a microprocessor chip, and will be used to predict its yield. This presentation will describe the salient features of the optimized test structures and the systematic design methodology which emphasizes (i) test structure selection strategy, (ii) test structure sizing, (iii) test chip layout, and (iv) applications to yield prediction based on the elemental defect densities extracted from the defect locator test structures.

Introduction

Integrated circuit yield modeling has been discussed in the published literature for over two decades. Researchers have investigated methods of modeling defect sensitivities in ICs [1], defects in IC lithographic processes [2,3] and defect clustering [4]. Most authors assume mathematical expressions for defect density distributions used in their yield models [5] and some have resorted to computer simulations to substantiate their theories [6]. Regrettably, only a few publications discuss test structures and test chip design, and none of them present a systematic, comprehensive design methodology which could be used to optimize and enhance existing test structure designs and to design additional structures which combined could provide a comprehensive process problem diagnosis and yield modeling test vehicle.

After careful analysis of the many scattered, narrowly focused reports, we have developed a fresh design philosophy which has guided our design of a comprehensive test chip primarily aimed at unambiguous process problem diagnosis, but also capable of providing the detailed defect density information required for accurate yield prediction of circuits built with a two layer metal, oxide isolated, N-well CMOS process currently used at Stanford's Center for Integrated Systems.
Test Structure and Test Chip Design Methodology

The objective of our design was to produce a test chip capable of assessing the ability of our process to produce functioning circuits. There are four steps in our approach: 1) develop measurement structures for determination of circuit simulation parameters, 2) develop extensive process decomposition structures to extract elemental metallization and front-end process defect densities, 3) develop composite structures to examine defect superposition, and 4) develop yield prediction models utilizing in-process and end-of-process data and verify model accuracy using composite structures and simple circuits. To implement this approach required a judicious and comprehensive design methodology. Our approach emphasizes (i) test structure selection strategy, (ii) test structure sizing, (iii) test chip layout, and (iv) yield prediction model development strategy.

The most important element of our design is the test structure selection strategy. We decided that a comprehensive evaluation of an IC process required defect monitor structures to evaluate the integrity of bulk, interface, and topographical properties of the technology which could be accomplished with interrelated sets of test structures designed to examine (i) gate oxides, (ii) junctions, (iii) source/drain isolation, (iv) device to device isolation, (v) interconnect isolation, (vi) interconnect continuity, (vii) contact and via continuity, and (viii) parametrics. Included in the criteria was the requirement to emulate, where appropriate, the essential features of the circuits whose yield we would want to predict. This aspect is ignored in most test chip design philosophies.

Equally important was appropriate sizing of the selected structures. We decided that the proper approach is to size the defect monitor structures by an appropriate fraction of the product content of the element in question, rather than by arguable defect density requirements. Each defect monitor structure was designed, therefore, to contain at least 25% of the product content of the element in question. Furthermore, each structure was subdivided into multiple substructures with geometrically ratioed sizes to broaden the range of measurable defect densities.

Proper test chip layout is relatively straightforward, although seldom practiced in industry. Our test chip layout emphasizes modularity and independent testability of each test structure. The 2 by N probe pad approach [7] is used exclusively to maximize area utilization in discrete device parametric modules and large area defect monitor modules.

Our yield prediction model development strategy is straightforward and pragmatic. Yield is a function of all yield detractor densities and their associated product content. The total yield of a chip is the product of the component yields of all yield detractors. We feel that our selection of suitably sized, carefully chosen test structures will allow us to isolate each defect mechanism and quantify its density thereby allowing us to project the yield for product chips by upscaling from the defect monitor areas to the product area. This exercise will first be conducted on a variety of composite structures with well defined topographies of moderate complexity. It will then be followed by similar exercises on very large arrays of ring oscillators, which will also permit us to assess the extent of defect clustering and its impact on our yield models. Successful yield prediction on these structures will be used to guide the design approaches and predict the yield of a variety of VLSI and ULSI circuits under development at the Center for Integrated Systems.
Conclusion

We believe we have developed the most comprehensive, integrated set of end-of-process assessment test structures described in the published literature. The presentation will describe the rationale of our design strategy and test structure choices, and their application to yield problem debugging and development of yield prediction models founded on the empirical determination of the elemental defect densities.

Acknowledgments

The authors would like to thank T. Walker for the design of several test structures and for his helpful advice, A. McCarthy for valuable suggestions and the Staff of the Stanford Integrated Circuits Lab for their patience, cooperation and invaluable assistance. This work was also made possible by a grant from the Semiconductor Research Corporation.

References

STRUCTURE DESIGN/SELECTION

Orderly Device Decomposition

Structures Required:

- Gate oxide
- Junctions
- Source-Drain isolation
- Device-Device isolation
- Dielectric integrity
- Interconnect continuity and isolation
- Contact and via continuity
- Parametrics
DECOMPOSITION TEST STRUCTURES

- Gate Oxide

- Junctions

Legend:
- □ -- P+ DIFF
- □ -- METAL 2
- □ -- METAL 1
- □ -- CONTACT
- □ -- VIA
- □ -- P+ DIFF
- □ -- N+ DIFF
- □ -- POLY
- □ -- N+ WELL
DECOMPOSITION TEST STRUCTURES

- **Source-Drain Isolation**

- **Device-Device Isolation**

Legend:
- **-** N+ Diff
- **-** P+ Diff
- **-** Poly
- **-** Metal 1
- **-** Metal 2
- **-** Contact
- **-** Via
- **-** Undef
- **-** P-Well
- **-** N-Well
DECOMPOSITION TEST STRUCTURES

- Dielectric Integrity
DECOMPOSITION TEST STRUCTURES

- Interconnect Continuity and Isolation

Legend
DECOMPOSITION TEST STRUCTURES

- Contact and Via Continuity

Legend:
- - N+ DIFF
- - P+ DIFF
- - POLY
- - METAL 1
- - METAL 2
- - CONTACT
- - VIA
- - UNDERLYING TOPOLOGY
- - UNDERLYING TOPOLOGY
RE-COMPOSITION TEST STRUCTURES

- Transistor and Ring Oscillator Arrays

- Metal 1 and Metal 2

Legend:
- □ - P+ Diff
- □ - N+ Diff
- □ - Poly
- □ - Metal 1
- □ - Metal 2
- □ - Contact
- □ - Via
- □ - Metal
### TEST CHIP FLOORPLAN

<table>
<thead>
<tr>
<th>COMPOSITE METALLIZATION (COMB)</th>
<th>COMPOSITE METALLIZATION (SERPENTINE)</th>
<th>COMPOSITE METALLIZATION (COMB)</th>
<th>COMPOSITE METALLIZATION (SERPENTINE)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M2/M1 VIA &amp; COMPOSITE SERPENTINES</td>
<td>N+ DIFF CONTACT SERPENTINES</td>
<td>P+ DIFF CONTACT SERPENTINES</td>
<td>POLY CONTACT SERPENTINES</td>
</tr>
<tr>
<td>METALLIZATION LITHOGRAPHY EFFECTS</td>
<td>GATE OXIDE PERIMETER</td>
<td>GATE OXIDE AREA</td>
<td>N+ DIFF JUNCTION</td>
</tr>
<tr>
<td>PROCESS PARAMETRICS</td>
<td>SOURCE/DRAIN LEAKAGE &amp; PARAMETRICS</td>
<td>DIFF JUNCTION ISOLATION</td>
<td>P+ DIFF JUNCTION</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>M1 AREA OVER POLY AREA</th>
<th>M1 AREA OVER POLY CORNERS</th>
<th>M1 AREA OVER POLY LINES</th>
<th>M1 LINES OVER POLY LINES</th>
</tr>
</thead>
<tbody>
<tr>
<td>M2 AREA OVER M1 AREA</td>
<td>M2 AREA OVER M1 AREA OVER POLY CORNERS</td>
<td>M2 AREA OVER M1 LINES</td>
<td>M2 LINES OVER M1 LINES</td>
</tr>
<tr>
<td>RING OSCILLATOR ARRAY</td>
<td>RING OSCILLATOR ARRAY</td>
<td>N-CHANNEL TRANSISTOR ARRAY</td>
<td>N-CHANNEL TRANSISTOR ARRAY</td>
</tr>
<tr>
<td>RING OSCILLATOR ARRAY</td>
<td>RING OSCILLATOR ARRAY</td>
<td>P-CHANNEL TRANSISTOR ARRAY</td>
<td>P-CHANNEL TRANSISTOR ARRAY</td>
</tr>
</tbody>
</table>
END

DTTC

1-86