CONTROL OF HEAT AND CHARGE TRANSPORT IN NANOSTRUCTURED HYBRID MATERIALS

Akram Boukai
UNIVERSITY OF MICHIGAN

07/21/2015
Final Report

DISTRIBUTION A: Distribution approved for public release.
Control of Heat and Charge Transport in Nanostructured Hybrid Materials

University of Michigan | Office of Research and Sponsored Projects
3003 South State Street | 1056 WT | Ann Arbor, MI 48109-1274

Air Force Office of Scientific Research

A- Approved for public release

The proposed research efforts focused on the wafer-scale manufacture of silicon based thermoelectric modules with ZT > 2. Recent measurements in our groups have yielded device ZT values of 0.4 on thermoelectric modules consisting of vertically oriented silicon nanowires. This is the highest reported ZT for a silicon based thermoelectric module. Based on this work, here, we aimed to develop nanostructured thermoelectric modules utilizing two different silicon morphologies: 1. Deep nanoholes in bulk silicon with aspect ratio’s exceeding 10,000 and 2. Extremely long silicon nanowires with aspect ratio’s exceeding 10,000. Temperature differences as high as 800 °C are achievable for both types. The bulk nanostructured silicon modules were produced using block copolymer nanolithography, which is a polymer-based nanotemplating technique. This technique is amenable to roll-to-roll processing making wafer-scale manufacturing of bulk nanostructured silicon thermoelectrics practical. In fact, the cost of block copolymer is comparable to the cost of standard photoresists. Our current ability to reach ZT values ~ 0.4 is a direct consequence of the dramatically low thermal conductivity of the silicon nanostructures. Specifically, experiments on an array of 20 nm diameter vertically oriented silicon nanowires have demonstrated thermal conductivities k ~ 0.4 W/m-K, which is below the amorphous limit. The major challenge that is
**INSTRUCTIONS FOR COMPLETING SF 298**

1. **REPORT DATE.** Full publication date, including day, month, if available. Must cite at least the year and be Year 2000 compliant, e.g. 30-06-1998; xx-06-1998; xx-xx-1998.

2. **REPORT TYPE.** State the type of report, such as final, technical, interim, memorandum, master’s thesis, progress, quarterly, research, special, group study, etc.

3. **DATES COVERED.** Indicate the time during which the work was performed and the report was written, e.g., Jun 1997 - Jun 1998; 1-10 Jun 1996; May - Nov 1998; Nov 1998.

4. **TITLE.** Enter title and subtitle with volume number and part number, if applicable. On classified documents, enter the title classification in parentheses.

5a. **CONTRACT NUMBER.** Enter all contract numbers as they appear in the report, e.g. F33615-86-C-5169.

5b. **GRANT NUMBER.** Enter all grant numbers as they appear in the report, e.g. AFOSR-82-1234.

5c. **PROGRAM ELEMENT NUMBER.** Enter all program element numbers as they appear in the report, e.g. 61101A.

5d. **PROJECT NUMBER.** Enter all project numbers as they appear in the report, e.g. 1F665702D1257; ILIR.

5e. **TASK NUMBER.** Enter all task numbers as they appear in the report, e.g. 05; RF0330201; T4112.

5f. **WORK UNIT NUMBER.** Enter all work unit numbers as they appear in the report, e.g. 001; AFAPL30480105.

6. **AUTHOR(S).** Enter name(s) of person(s) responsible for writing the report, performing the research, or credited with the content of the report. The form of entry is the last name, first name, middle initial, and additional qualifiers separated by commas, e.g. Smith, Richard, J, Jr.

7. **PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES).** Self-explanatory.

8. **PERFORMING ORGANIZATION REPORT NUMBER.** Enter all unique alphanumeric report numbers assigned by the performing organization, e.g. BRL-1234; AFWL-TR-85-4017-Vol-21-PT-2.

9. **SPONSOR/MONITOR’S ACRONYM(S).** Enter, if available, e.g. BRL, ARDEC, NADC.

10. **SPONSOR/MONITOR’S REPORT NUMBER(S).** Enter report number as assigned by the sponsoring/monitoring agency, if available, e.g. BRL-TR-829-215.

11. **SPONSOR/MONITOR’S CONTRACT NUMBER(S).** Enter all project numbers as they appear in the report.

12. **DISTRIBUTION/AVAILABILITY STATEMENT.** Use agency-mandated availability statements to indicate the public availability or distribution limitations of the report. If additional limitations/ restrictions or special markings are indicated, follow agency authorization procedures, e.g. RD/FRD, PROPIN, ITAR, etc. Include copyright information.

13. **SUPPLEMENTARY NOTES.** Enter information not included elsewhere such as: prepared in cooperation; translation of; report supersedes; old edition number, etc.

14. **ABSTRACT.** A brief (approximately 200 words) factual summary of the most significant information.

15. **SUBJECT TERMS.** Key words or phrases identifying major concepts in the report.

16. **SECURITY CLASSIFICATION.** Enter security classification in accordance with security classification regulations, e.g. U, C, S, etc. If this form contains classified information, stamp classification level on the top and bottom of this page.

17. **LIMITATION OF ABSTRACT.** This block must be completed to assign a distribution limitation to the abstract. Enter UU (Unclassified Unlimited) or SAR (Same as Report). An entry in this block is necessary if the abstract is to be limited.
Control of Heat and Charge Transport in Nanostructured Hybrid Materials

Principal Investigator: Akram Boukai
University of Michigan, Ann Arbor
Department of Materials Science and Engineering

Abstract

The proposed research efforts focused on the wafer-scale manufacture of silicon based thermoelectric modules with $ZT > 2$. Recent measurements in our groups have yielded device $ZT$ values of 0.4 on thermoelectric modules consisting of vertically oriented silicon nanowires. This is the highest reported $ZT$ for a silicon based thermoelectric module. Based on this work, here, we aimed to develop nanostructured thermoelectric modules utilizing two different silicon morphologies: 1. Deep nanoholes in bulk silicon with aspect ratio’s exceeding 10,000 and 2. Extremely long silicon nanowires with aspect ratio’s exceeding 10,000. Temperature differences as high as 800 °C are achievable for both types. The bulk nanostructured silicon modules were produced using block copolymer nanolithography, which is a polymer-based nanotemplating technique. This technique is amenable to roll-to-roll processing making wafer-scale manufacturing of bulk nanostructured silicon thermoelectrics practical. In fact, the cost of block copolymer is comparable to the cost of standard photoresists. Our current ability to reach $ZT$ values ~ 0.4 is a direct consequence of the dramatically low thermal conductivity of the silicon nanostructures. Specifically, experiments on an array of 20 nm diameter vertically oriented silicon nanowires have demonstrated thermal conductivities $k \sim 0.4 \text{ W/m-K}$, which is below the amorphous limit. The major challenge that is limiting $ZT$ values to ~ 0.4 is the elimination of electrical contact resistance.
Introduction

Thermoelectric materials have the potential to recycle waste heat, wherever it is found, directly into useful electric power. However, most thermoelectric materials in current use suffer from low efficiency and high cost. The figure of merit, $ZT$, for bulk thermoelectric materials has values near 1, which corresponds to an overall efficiency of $\eta \sim 6 - 8\%$ at nominal operating temperatures.

Nanostructured silicon, the material of choice in this work, is uniquely suited for use as a bulk thermoelectric material for waste heat recovery as: a. Previous experiments from our group have shown that nanostructured silicon’s thermal conductivity is two orders of magnitude smaller than bulk silicon.\(^1\) b. All practical thermoelectric devices must use p- and n-type materials.\(^2\) The p- and n-type materials are connected electrically in series and connected thermally in parallel.\(^3\) Silicon, is easily doped with both p- and n-type carriers. c. Unlike other thermoelectric materials, silicon has the advantage of being an earth abundant material. d. Thermoelectrics based on silicon can easily leverage existing semiconductor manufacturing and processing facilities. Consider that the worldwide silicon production exceeded 6 million metric tons in 2008; and e. Silicon can easily withstand temperatures exceeding 1000ºC.

This work focused on the development of commercially viable silicon based thermoelectric modules. The techniques developed in our groups allow for wafer-scale manufacture of silicon nanostructures (nanoholes and nanowires) for high efficiency thermoelectric modules, with efficiencies $> 15\%$. Experiments in our groups have shown that a wafer-scale array of vertically oriented 20 nm diameter silicon nanowires (Fig. 2C) have extremely low thermal conductivities $\sim 0.4$ W/m-K, yielding $ZT$ values $\sim 0.4$. Note that this is the highest $ZT$ value ever reported for a bulk silicon-based thermoelectric module. In comparison the $ZT$ value for bulk silicon is $\sim 0.01$. Currently, the predominant factor limiting $ZT$ in our thermoelectric modules is the parasitic electrical contact resistance. By significantly reducing this contact resistance, we believe that thermoelectric module $ZT$ values greater than 2 are achievable through the techniques discussed below.

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{Figure1.png}
\caption{Schematic illustration of the methodology to synthesize two distinct nanostructured morphologies: Silicon substrate with nanoholes and silicon nanowires anchored on a silicon substrate. The nanoholes and nanowires have dimensions $\sim 20$ nm. This length scale is comparable to the wavelength of heat transporting phonons in silicon and is more than an order of magnitude smaller than their mean free path. Such wafer-scale nanoscopic periodic features can only be fabricated using block copolymer nanolithography. Both materials are expected to achieve $ZT$ values of $\sim 2$ based on preliminary results obtained in our laboratories.}
\end{figure}
Overall, the major tasks developed included 1. Fabrication of bulk silicon nanostructures with different morphologies (nanoholes or nanowires) using block copolymer nanolithography and a deep electroless etch (Figure 1). 2. Measurement and optimization of $ZT$ for both p-type and n-type silicon nanostructures. 3. Development of thermoelectric modules consisting of p-type and n-type silicon nanostructures connected electrically in series and thermally in parallel. 4. Optimization of the electrical contact resistance and power factor to allow $ZT > 2$.

**Technical Approach and Results**

The majority of heat transporting phonons in inorganic materials such as silicon have wavelengths or mean free paths at the nanoscale ($\lambda \sim 1 - 500$ nm). Therefore, the development of a nanostructured material with periodically arranged nanoscale features with dimensions $\sim 1 - 50$ nm should dramatically scatter phonons. Commonly available fabrication techniques do not allow for the nanoscale resolution required. For example, the inherent limitation of light due to the diffraction limit precludes the use of common photolithographic techniques. These limitations can be overcome through the use of electron-beam lithographic (EBL) processes. However, EBL is an expensive and serial process that limits the size of the lithographically defined region. In addition, EBL suffers from “exposure bleed”, which limits the pitch between any nanoscale features to $\sim 50$ nm.

In comparison, block copolymer lithography, the approach utilized in this work, is a scalable technique that is amenable to roll-to-roll processing. It utilizes molecular self-assembly, in combination with standard photolithographic processes, to generate monodisperse, nanoscopic inclusions, $\sim 5 - 50$ nm in scale. The inclusion pitch for the nanoholes and nanowires in this work ranged from $10 - 15$ nm (see Fig. 2A and 2B), resulting in materials with thermal conductivities at or below the amorphous limit.

**Figure 2. A) and B) Bulk silicon with nanoholes generated with block copolymer nanolithography in our groups. The holes are 15 nm in diameter in A) and 30nm in B). The holes are uniform across the entire silicon substrate (4inch wafer). Scale bars are 100nm. C) A cross-sectional view of etched silicon nanowires. The nanowires have extremely monodisperse diameters (19nm +/- 2nm) as analyzed by imaging software and transmission electron microscopy. Aspect ratio > 10000:1. D) A 4 inch silicon wafer with monodisperse silicon nanowires demonstrating the scalability of block copolymer nanolithography. Inset shows the nanowires with top metal contact.**
To generate bulk nanostructured materials, we developed an electroless electrochemical etch was utilized to etch deep (hundreds of microns) holes into a silicon wafer using the block copolymer as a mask.\textsuperscript{21} This electrochemical etch is highly anisotropic, resulting in nearly vertically etched nanoholes or nanowires with aspect ratios in excess of 10,000:1 (see Fig. 2C). This allows for the development of 3D bulk nanostructured silicon substrates.

Measurements on p- and n-type bulk silicon nanowire devices were performed in our laboratory (Figure 3). These measurements have yielded device ZT values of 0.4, which is the highest value measured in a bulk silicon device. The ZT is expected to increase above 2 when parasitic contact resistances are eliminated, as discussed below.

Using 4-point probes and various contact materials, we identified best approaches for making ohmic and low thermally resistive contacts to silicon thin films, and then translate those results to nanohole and nanowire structures. One strategy was to use shadow masks over the block copolymer template to pattern highly doped, non-nanopatterned regions for monolithic contacts, thus ensuring a smooth translation of the thin film findings to the nanohole materials, since both will have the same contacts.

References


Bell, L. E., Cooling, heating, generating power, and recovering waste heat with


Hall, Upper Saddle River, 2000).


Park, Miri, Harrison, Christopher, Chaikin, Paul M., Register, Richard A., and Adamson,
Douglas H., Block Copolymer Lithography: Periodic Arrays of ~1011 Holes in 1?Square

Park, Soojin, Lee, Dong Hyun, Xu, Ji, Kim, Bokyung, Hong, Sung Woo, Jeong, Unyong,
Xu, Ting, and Russell, Thomas P., Macroscopic 10-Terabit-per-Square-Inch Arrays from

Hawker, Craig J. and Russell, Thomas P., Block Copolymer Lithography: Merging

Bita, Ion, Yang, Joel K. W., Jung, Yeon Sik, Ross, Caroline A., Thomas, Edwin L., and
Berggren, Karl K., Graphepoxitay of Self-Assembled Block Copolymers on Two-

Chuang, Vivian P., Gwyther, Jessica, Mickiewicz, Rafal A., Manners, Ian, and Ross,
Caroline A., Templated Self-Assembly of Square Symmetry Arrays from an ABC

Jeong, Seong-Jun, Kim, Ji Eun, Moon, Hyoung-Seok, Kim, Bong Hoon, Kim, Su Min,
Kim, Jin Baek, and Kim, Sang Ouk, Soft Graphepoxitay of Block Copolymer Assembly

Josee Vedrine, Young-Rae Hong, Andrew P. Marencic, Register, Richard A., Adamson,
Douglas H., and Chaikin, Paul M., Large-area, ordered hexagonal arrays of nanoscale
(2007).

Kim, S.H., Misner, M.J., Xu, T., Kimura, M., and Russell, T.P., Highly Oriented and
Ordered Arrays from Block Copolymers via Solvent Evaporation. *Advanced Materials* **16**

Krishnamoorthy, Sivashankar, Hinderling, Christian, and Heinzelmann, Harry, Nanoscale


Abstract
The proposed research efforts focused on the wafer-scale manufacture of silicon based thermoelectric modules with ZT > 2. Recent measurements in our groups have yielded device ZT values of 0.4 on thermoelectric modules consisting of vertically oriented silicon nanowires. This is the highest reported ZT for a silicon based thermoelectric module. Based on this work, here, we aimed to develop nanostructured thermoelectric modules utilizing two different silicon morphologies: 1. Deep nanoholes in bulk silicon with aspect ratio’s exceeding 10,000 and 2. Extremely long silicon nanowires with aspect ratio’s exceeding 10,000. Temperature differences as high as 800 °C are achievable for both types. The bulk nanostructured silicon modules were produced using block copolymer nanolithography, which is a polymer-based nanotemplating technique. This technique is amenable to roll-to-roll processing making wafer-scale manufacturing of bulk nanostructured silicon thermoelectrics practical. In fact, the cost of block copolymer is comparable to the cost of standard photoresists. Our current ability to reach ZT values ~ 0.4 is a direct consequence of the dramatically low thermal conductivity of the silicon nanostructures. Specifically, experiments on an array of 20 nm diameter vertically oriented silicon nanowires have demonstrated thermal conductivities k ~ 0.4 W/m-K, which is below the amorphous limit. The major challenge that is limiting ZT values to ~ 0.4 is the elimination of electrical contact resistance.
This is block 12 on the SF298 form.

Distribution A - Approved for Public Release

Explanation for Distribution Statement
If this is not approved for public release, please provide a short explanation. E.g., contains proprietary information.

SF298 Form
Please attach your SF298 form. A blank SF298 can be found here. Please do not password protect or secure the PDF. The maximum file size for an SF298 is 50MB.

AFD-070820-035.pdf

Upload the Report Document. File must be a PDF. Please do not password protect or secure the PDF. The maximum file size for the Report Document is 50MB.

Boukai Air Force-Final.pdf

Upload a Report Document, if any. The maximum file size for the Report Document is 50MB.

Archival Publications (published) during reporting period:

Changes in research objectives (if any):

Change in AFOSR Program Manager, if any:

Extensions granted or milestones slipped, if any:

AFOSR LRIR Number

LRIR Title

Reporting Period

Laboratory Task Manager

Program Officer

Research Objectives

Technical Summary

Funding Summary by Cost Category (by FY, $K)

<table>
<thead>
<tr>
<th></th>
<th>Starting FY</th>
<th>FY+1</th>
<th>FY+2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Salary</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Equipment/Facilities</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supplies</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Report Document

Report Document - Text Analysis

Report Document - Text Analysis

Appendix Documents

2. Thank You

E-mail user

Jul 21, 2015 10:41:02 Success: Email Sent to: boukai@umich.edu