Band-to-Band Tunneling Transistors: Scalability and Circuit Performance

Zachery Jacobson

Electrical Engineering and Computer Sciences
University of California at Berkeley

Technical Report No. UCB/EECS-2013-34
http://www.eecs.berkeley.edu/Pubs/TechRpts/2013/EECS-2013-34.html

May 1, 2013
## ABSTRACT

Continuing scaling of transistors as density approaches the terascale regime (1012 devices/cm²) requires evaluating new devices that can perform on several metrics beyond density scaling, such as cost savings, performance improvements, and energy efficiency. A comprehensive review and evaluation of potential new devices is performed. Metrics such as processing cost, plan-view area scaling, and stage delay are benchmarked. One of the most promising devices, tunneling field effect transistors, is also the most confounding, as simulation and experimental results are orders of magnitude apart. To better understand and evaluate tunnel field effect transistors (TFETs), a new TCAD analysis tool with dynamic nonlocal tunneling path determination is calibrated to experimental data. From this calibrated model, an optimal source design for TFETs is found where a moderate doping concentration (~10¹⁹ cm⁻³) is found to be preferable to the higher doping concentrations more commonly used. Following this optimization, a study is performed to find the minimum device size, or the ultimate scalability, of TFETs. Using a raised source design, TFETs are found to have advantages over standard CMOS for stage delays slower than 100ps in logic and for the 0.25V - 0.4V range in memory cells.
Band-to-Band Tunneling Transistors: Scalability and Circuit Performance

By

Zachery A Jacobson

A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy in Engineering – Electrical Engineering and Computer Sciences and the Designated Emphases in Nanoscale Science and Engineering and Energy Science and Technology in the Graduate Division of the University of California, Berkeley

Committee in charge:
Professor Tsu-Jae King Liu, Chair
Professor Sayeef Salahuddin
Professor Paul Wright

Spring 2012
Band-to-Band Tunneling Transistors: Scalability and Circuit Performance

Copyright © 2012

By

Zachery A. Jacobson
Abstract

Band-to-Band Tunneling Transistors: Scalability and Circuit Performance

by

Zachery A Jacobson

Doctor of Philosophy in Engineering – Electrical Engineering and Computer Sciences

University of California, Berkeley

Professor Tsu-Jae King Liu, Chair

Continuing scaling of transistors as density approaches the terascale regime ($10^{12}$ devices/cm²) requires evaluating new devices that can perform on several metrics beyond density scaling, such as cost savings, performance improvements, and energy efficiency. A comprehensive review and evaluation of potential new devices is performed. Metrics such as processing cost, plan-view area scaling, and stage delay are benchmarked. One of the most promising devices, tunneling field effect transistors, is also the most confounding, as simulation and experimental results are orders of magnitude apart.

To better understand and evaluate tunnel field effect transistors (TFETs), a new TCAD analysis tool with dynamic nonlocal tunneling path determination is calibrated to experimental data. From this calibrated model, an optimal source design for TFETs is found where a moderate doping concentration ($\sim 10^{19}$ cm⁻³) is found to be preferable to the higher doping concentrations more commonly used. Following this optimization, a study is performed to find the minimum device size, or the ultimate scalability, of TFETs. Using a raised source design allows TFETs to have a minimum device pitch (including contacts) of 29 nm.

A higher level of analysis is performed at the circuit level, where a Verilog-A based lookup table approach is used to evaluate the circuit performance of TFETs. Inverters, ring oscillators, SRAM, and Register Files are benchmarked and compared to UTB and FinFET technologies. TFETs are found to have advantages over standard CMOS for stage delays slower than 100ps in logic and for the 0.25V – 0.4V range in memory cells.
# Table of Contents

**Introduction** ................................................................................................. 1  
The Never-Ending End of Transistor Scaling ...................................................... 2  
New Scaling Rules for CMOS Power ................................................................. 3  
Dissertation Objectives .................................................................................... 4  
References ......................................................................................................... 5  

**Ultimate Device Scalability: Future Device Structures for the Terascale Regime** ..... 7  
Introduction ..................................................................................................... 8  
Motivation ......................................................................................................... 8  
Scope ................................................................................................................ 8  
New Devices for Terascale Computing ............................................................... 9  
Front-End ......................................................................................................... 9  
Non-Traditional Devices .................................................................................. 28  
Evaluation Metrics .......................................................................................... 30  
Benchmarking Results ..................................................................................... 31  
Conclusions ...................................................................................................... 36  
References ....................................................................................................... 36  

**Germanium Source Tunnel Field Effect Transistor: Simulation, Calibration, and Design Optimization** ................................................................. 52  
Introduction ..................................................................................................... 53  
Band-to-Band Tunneling .................................................................................. 54  
Tunneling Theory ............................................................................................. 54  
Simulation Methods ........................................................................................ 55  
MEDICI ............................................................................................................ 55  
Sentaurus Local Tunneling ............................................................................. 56  
Sentaurus Nonlocal Tunneling ...................................................................... 56  
Sentaurus Dynamic Nonlocal Tunneling Model ............................................ 57  
Initial Calibration to Experimental Data .......................................................... 57  
Design Optimization ....................................................................................... 59  
Advanced Calibration ..................................................................................... 63  
Advanced Design Optimization ...................................................................... 66  
Conclusions ...................................................................................................... 70  
References ....................................................................................................... 71  

**Ultimate Scalability of the Raised Germanium Source TFET Design** ............. 73  
Introduction ..................................................................................................... 74  
Simulation Approach ...................................................................................... 75  
Device Structure ............................................................................................. 75  
Models Used ................................................................................................... 76  
Modeling Assumptions .................................................................................... 77
Acknowledgements

The end of my graduate studies is a good time to stop and give thanks to all of those who helped me get to this milestone. As I finish my terminal degree, the end of over twenty years of schooling leaves me with some trepidation, but also excitement at the possibilities that await me. Without those who have guided me along the way, the arc of my life, and correspondingly this PhD dissertation, would have been far different.

First and foremost, I would like to thank my parents for all they have done for me. Their unending expression of love and pride in my choices allowed me to take risks in my educational path while knowing that whatever happened, I had their support.

Next, I can not adequately express in words my thanks to Prof. Tsu-Jae King Liu, my advisor. Prof. King is the ideal advisor. To me, a professor is a mentor, a teacher, and a scholar all in one. Prof. King exemplifies the best in each of these roles. As a mentor, she is patient and empathetic, while also pushing when she knows you can achieve more. As a teacher, Prof. King is professional and well versed in both industry trends and scholarly developments. As a scholar, she is knowledgeable and intellectually curious about research, keeping students on their toes until all of the data is fully understood. Her professionalism and dedication to her students is beyond reproach.

My qualification exam committee and dissertation committee both deserve great thanks. My qualification exam committee, Prof. Elad Alon, Prof. Paul Wright, Prof. Sayeef Salahuddin, and Prof. Tsu-Jae King Liu, were incredibly flexible in scheduling my exam and gave me valuable feedback to help me complete my research with the best of practices. As a perennial procrastinator, my dissertation committee, Prof. Paul Wright, Prof. Sayeef Salahuddin, and Prof. Tsu-Jae King Liu, are owed a special thanks for their patience and continued guidance throughout the process.

During my PhD, I worked with several industrial colleagues. At Intel, Dr. Kelin Kuhn, Dr. Rafael Rios, and Dr. Uygar Avci were most helpful in our weekly teleconferences. Over the course of almost two years, our interactions were always pleasant and motivating to complete our work. Dr. Seonghoon Jin of Synopsys is owed a special piece of gratitude for working with me at the start of my work with Prof. King. The access that he and his colleagues at Synopsys provided to the newest TCAD simulation tools started this project and led to all of the knowledge later gained.

In the Device Group at UC Berkeley, Prof. Jeff Bokor, Prof. Nathan Cheung, and Prof. Vivek Subramanian both taught courses and provided mentorship that I appreciated and am thankful for.

Many of those in the Electrical Engineering and Computer Sciences department deserve acknowledgement for the work they do. In particular, Ruth Gjerde, Pat Hernan, Dana Jantz, and Sam Rifkin were fantastic at supporting graduate students.
Although my dissertation research did not involve the UC Berkeley Microfabrication Lab, my previous interactions with lab staff were a strong influence and taught me much about experimental work. In particular, the equipment maintenance and process development staff, including Jay Morford, Joe Donnelly, Brian McNeil, Danny Pestal, Alan Briggs, and the late Jimmy Chang, made my research significantly more expedient. I give a special thanks and apology to Ben Lake of the machine shop, who was often in a tough position, tasked to get jobs completed ahead of schedule and under cost.

On a day-to-day basis, the graduate students I worked with provided some of the strongest influence on my work. In my early studies in the Javey group, Prof. Roie Yerushalmi, Dr. Johnny Ho, Dr. Zhiyong “Joseph” Fan, Dr. Lexi Ford, Dr. Kanghooon Jeon, and Prof. Paul Leu provided a consistent outlet for any and all frustrations related to research and adjusting to graduate student life. In the King Group, I made fantastic friends that will last a lifetime. Byron Ho, my desk neighbor, inspires me with his drive and dedication. Dr. Reinaldo Vega has an instinctual drive to push those around him to the boundaries of research questions. My TFET colleagues, Sung Hwan Kim and Peter Matheu, both were strong support for understanding the mechanisms behind these new devices. All of the King Group members influenced my research in one way or another, and I thank them. I especially thank Dr. Joanna Lai, my EEGSA “Big Sister”, who was an empathetic mentor for issues that came up during graduate school.

Outside of King Group, I met many colleagues that made an impact. Dr. Anupama Bowonder and Dr. Pratik Patel both helped with my initial understanding of TFETs. Dr. Li-Wen Hung was extraordinarily knowledgeable about lab equipment and effective research methods. Gireeja Ranade, my EEGSA Co-President, demonstrated true leadership and capacity to give back to the graduate student community. My preliminary exam study group, including Dr. Reinaldo Vega, Dr. Tim Bakhishev, and Dr. David Carlton, helped get me through a very challenging study process. My interview study group of Dr. Volker Sorger and Amit Lakhani also eased the stress of a very challenging process with their tips and generous offerings of study tools.

Finally, I thank everyone who I interacted with at Berkeley. I learned so much from the people that made this work possible.

My work was supported for three years by the DoD Air Force Office of Scientific Research under the National Defense Science and Engineering Graduate Fellowship. I thank them for their support, as well as the support of Intel for my final year of studies.
Chapter 1

Introduction

1.1 The Never-Ending End of Transistor Scaling
1.2 New Scaling Rules for CMOS Power
1.3 Dissertation Objectives
1.4 References
1.1 The Never-Ending End of Transistor Scaling

Technology has transformed the world over the past century. Although the transistor was only invented in 1947 (65 years before the year of this dissertation’s publication), transistors are now part of almost every person’s daily life. As of November 2011, 5.9 billion people (87% of the Earth’s population) now have a cell phone, a device that would never be possible without transistors [1]. The largest company in the world is now a technology company (Apple Inc.) whose products are all enabled by transistors [2]. Any changes, for better or worse, to the underlying pace of transistor technology improvement will have implications throughout many industries and the lives of people through the world.

The rapid growth of technology has been enabled by the continued miniaturization of transistors. The original transistor was invented at Bell Labs in the late 1940s (others had come close with similar devices in the prior two decades) [3-4]. The first transistor was a point-contact transistor that was centimeters in size, versus the nanometers of today’s devices. Jack Kilby was one of the creators of the first Integrated Circuit in 1958 at Texas Instruments [5-6]. Integrated Circuits allow transistors to be built on a common substrate rather than as individual discrete components that needed to be wired together by hand, vastly reducing manufacturing complexity. Over time, engineers developed methods to fabricate smaller and smaller transistors. By doing so, not only did the devices perform better with high speeds, but the cost per device also decreased. This concept allows circuits to perform faster and with more functions in the same or smaller amount of area as the previous technology generation. This is known as scaling and is fundamentally responsible for the fast pace of technology improvement in the last half-century.

In 1965, Gordon Moore (later a founder of Intel Corporation) made a famous chart showing that the number of transistor components per integrated circuit increases exponentially over time [7]. Even in this early work, there were questions of how long this scaling trend could continue.

Fundamentally, Moore’s “Law” is driven by cost and functionality. Of the years, many have questioned if scaling will be able to continue [8-11]. Scaling allows for the manufacturing of more devices for the same price. Increased costs for fabrication equipment, particularly lithography tools, at smaller lengths is one potential scaling roadblock [12]. Another is power density. If circuits need elaborate cooling systems to operate, these circuits will no longer have the functionality required for mobile systems. Power and power density are key impediments to scaling that will be explored further in this dissertation.
1.2 New Scaling Rules for CMOS Power

To understand how power and scaling are related, we need to understand how scaling affects circuits. Table 1.1 shows typical guidelines for MOSFET scaling [13].

![Table 1.1: MOSFET scaling guidelines (adapted from [13]). S is the scaling factor by which one dimension of a transistor is scaled (generally ~1.4 per process generation). U is the scaling factor by which voltages scale and has decreased over time. Bold lines show parameters that differ between the scaling scenarios.](image)

Constant electric field scaling is an ideal model where $S=U$ (i.e. voltage scale at the same rate as physical size scaling). Note that $S$ and $U$ are always greater than or equal to 1. Under this scenario, each technology generation has smaller area per device, higher performance (intrinsic delay), and reduced power consumption. However, $S$ and $U$ generally do not match exactly. This scenario is shown in the general scaling scenario. Assuming $S>U>1$, area and delay still scale as before, but power consumption now scales at a slower rate. If voltages can not scale at all, the fixed voltage scaling scenario occurs ($U=1$). In this case, power does not scale at all, but because each device continues to get smaller, power density rises with $S^2$. This was an issue that Moore presciently recognized in his 1965 paper [7]. Equation 1.1 and 1.2 explain the cause of this phenomenon by demonstrating the energy consumed in a circuit [14].

$$E_{TOTAL} = E_{SWITCHING} + E_{LEAKAGE}$$

$$E_{TOTAL} = \alpha L_D f C V_{DD}^2 + L_D f I_{OFF} V_{DD} t_{DELAY}$$

In these equations, we separate the energy used in switching a transistor (i.e. from 0 to 1 or 1 to 0) and the energy used when a transistor is not switching, an energy we call leakage. $\alpha$ refers to the probability of a switching event occurring. The more often a transistor switches, the more often switching energy is consumed. $L_D$ refers to the number of logic stages a voltage signal must move through per complex logic function. $f$ refers to fan-out, a measure of the average number of logic gates driven by each transistor. $C$ refers to the capacitance per stage. $V_{DD}$ is the supply voltage of the circuit. $I_{OFF}$ is the current flowing through a transistor in the off-state. $t_{DELAY}$ is the delay time for a transistor to switch.

Energy is equal to power multiplied by time. Under the constant electric field
scenario, voltage and gate capacitance both change by $1/S$. This changes the switching energy by $1/S^3$. Since intrinsic delay (time) also changes by $1/S$, this leads to a change in power consumption of $1/S^2$. However, under the fixed voltage scenario, only gate capacitance changes (by $1/S$, as before). In this scenario, power is constant, and power density increases by $S^2$.

Clearly, the largest factor affecting power consumption is the voltage. For future scaling to continue without an increase in power density, voltages must reduce at least at the same rate as physical length scaling.

### 1.3 Dissertation Objectives

This dissertation seeks to solve the problem of continuing to scale physical transistor lengths while also scaling power density. Although traditional planar MOSFETs have been used for decades (since the migration from BJTs to MOSFETs for digital logic applications), new transistor structures will be necessary for scaling to continue. Of the many options available, Tunnel Field Effect Transistors (TFETs) are chosen as a potential candidate to replace or supplement traditional MOSFETs in integrated circuits. This hypothesis is tested by using simulation with TCAD models calibrated to fabricated devices. These models are then used to predict both the limits of physical device length of TFETs and the performance of these devices in circuits.

Chapter 2 is a comprehensive literature review of various charge-based devices that contend to replace or supplement traditional Complementary MOSFETs. The various histories are compiled and an understanding of the device principles of each class of structure is developed. Current work in the literature is compiled and used to benchmark 6 metrics. These metrics are on-state current, off-state current, energy, area, manufacturing complexity, and manufacturing cost. Several structures are shown to have some metrics that perform better than MOSFETs. TFETs are chosen for further study due to the large differences between simulated and fabricated devices.

In Chapter 3, simulation models are developed and calibrated to understand the physical processes behind TFETs. A collaboration with an industry vendor of transistor simulators (Synopsys Inc.) results in a calibrated model for band-to-band tunneling that includes dynamic tunneling path generation and support for heterostructures, a key feature in the fabricated device we chose to use for our calibration [15]. Simulations show that previous work on the optimal source doping concentration did not account for line tunneling [16] orthogonal to the gate, and a new lower optimal source doping concentration is found.

In Chapter 4, the scalability of Germanium Source TFETs is evaluated. A raised Germanium source allows for the tunneling area to be decoupled from the plan-view length of a device, allowing for scaling down to 29 nm of device length (isolation to isolation). Relevant parameters for a scaled device are optimized and presented.

In Chapter 5, circuit modeling is performed to understand how TFETs perform in
circuit applications. The previous simulation characteristics are input into a SPICE simulator, allowing the simulation of circuits containing hundreds of devices. The optimized TFET design is found to have performance better than that of a projected FinFET in 2018 at memory cell voltages below 0.45 V and logic speeds below ~1 GHz.

In Chapter 6, conclusions are made about the potential of TFETs in future technology. The contributions of this work are explained, and ideas for future work based on this dissertation are listed.

1.4 References


Chapter 2

Ultimate Device Scalability: Future Device Structures for the Terascale Regime

2.1 Introduction
2.2 Motivation
2.3 Scope
2.4 New Devices for Terascale Computing
   2.4.1 Front-End
       2.4.1.1 Non-Conventional Materials
       2.4.1.2 Carrier Transport Mechanisms
       2.4.1.3 Structures
   2.4.2 Non-Traditional Devices
       2.4.2.1 Thin Film Devices
       2.4.2.2 Stacking for Density
2.5 Evaluation Metrics
2.6 Benchmarking Results
2.7 Conclusions
2.8 References
2.1 Introduction

Scaling transistor density into the terascale ($10^{12}$ devices/cm$^2$) regime will require choosing device architectures and individual device structures that support increases in functionality while also continuing to reduce cost per function. In this chapter, mainstream and research structures are examined for feasibility for integration and implementation into the terascale regime.

2.2 Motivation

For more than forty years, logic device density has experienced exponential growth (a phenomenon known as Moore’s Law [1]). This growth has enabled the information technology revolution of the last half-century. To continue this pace of innovation, transistor logic density must continue density scaling and include cost savings, performance improvements, and functionality additions.

Traditional Complementary Metal Oxide Semiconductor (CMOS) scaling is approaching fundamental limits. For the last several process nodes, $V_T$ scaling and $V_{SUPPLY}$ scaling have not kept pace with physical device pitch scaling due to the thermodynamic limit of 60 mV/dec of subthreshold slope in standard CMOS. As active power usage scales with $C \times V_{SUPPLY}^2$, the loss of voltage scaling prevents energy scaling from continuing. Planar CMOS gate scaling has also slowed, leaving much of the scaling to overall device pitch changes apart from the gate length [2]. Frequency scaling has also slowed, since power usage increases linearly with increased frequency.

As traditional CMOS scaling limits are reached, there are many technologies that are being considered to supplant or integrate with CMOS to continue functional scaling. This chapter’s goal is to review future device technologies that could enable further scaling of devices beyond the limits of traditional bulk CMOS, while continuing gains in transistor performance. When examining these technologies, first the current research progress of each technology is assessed. Second, metrics to assess the potential of each technology and the technological challenges associated with each technology are developed. Third, these metrics are used to evaluate the technologies objectively. Finally, the technologies are benchmarked, both keeping in mind their existing progress and projecting their future long-range potential 5-10+ years out.

2.3 Scope

The literature review used to prepare this chapter confined the scope of replacement devices to those that could be either direct replacements or complements to existing CMOS logic. In some cases, circuit designs may need to change to
accommodate different operating modes (e.g. the unidirectional current of Tunnel FETs). However, this chapter does not look at designs that would require substantial architecture changes, such as reversible computing.

The use of other materials in existing structures was studied only for devices in which the basic operation of the device was vastly different than standard Silicon CMOS (e.g. HEMTs and GaN channel devices were included, but not III-V-channel MOS or Germanium-channel MOS devices).

Additionally, this chapter is restricted to devices relying on charge-based transport. Although spin-based transport devices are of increasing interest, they would require a radical architecture shift from the existing architecture used today for CMOS and are discussed elsewhere (for example, see ITRS Emerging research devices [3]).

Finally, some devices were not included in this review due to well-recognized scaling limitations. For example, JFETs were not included, since the primary motivation of this work is extreme scalability of devices. Similarly, although organic-based devices have excellent cost scaling per device, the potential for physical scaling and high performance operation is unlikely. Carbon-based nanoelectronic structures, such as nanotubes and graphene-based devices, were also not included due to current concerns about manufacturability at the terascale level of integration.

2.4 New Devices for Terascale Computing
2.4.1 Front-End
2.4.1.1 Non-Conventional Materials

HEMT

The High Electron Mobility Transistor, or HEMT, increases device mobility by separating charge carriers from the ionized dopant atoms, thus reducing ionized impurity scattering. This is accomplished by confining carriers in an undoped quantum well.

History

Early work on HEMT devices occurred at Fujitsu in 1979 under the direction of Dr. Takashi Mimura [4],[5]. While working on creating a GaAs n-MOSFET, Dr. Mimura realized that electron inversion or accumulation was difficult due to the presence of a high concentration of surface states at the gate dielectric interface. Simultaneously, Bell Labs had developed a modulation-doped heterojunction superlattice where potential wells of undoped GaAs captured electrons from donors in AlGaAs layers [6]. These electrons move with high mobility in the undoped GaAs wells due to a lack of ionized impurity scattering. By combining these two concepts, Dr. Mimura realized that with a stack comprised of a Schottky metal gate, doped n-AlGaAs region, undoped thin AlGaAs region, and GaAs, a structure similar to a MOS gate is formed and results in a device with reduced scattering and higher mobility. Additionally, by altering the
thickness of the doped AlGaAs layer, a depletion mode device is formed. (A thicker AlGaAs layer results in an electron accumulation layer at the dielectric interface.)

In roughly the same time frame as the Mimura work, Delagebeaudeuf and Linh at Thomson-CSF demonstrated a two-dimensional electron gas effect in a MESFET device, similar to a HEMT [7],[8]. This device was the first “inverted” HEMT, where the Schottky gate is deposited on an undoped GaAs channel layer grown over a doped AlGaAs layer.

Further work resulted in new designs, such as AlGaAs/InGaAs pseudomorphic HEMTs (pHEMTs, not to be confused with p-type HEMTs) [5]. Traditional HEMTs are constrained to using materials with matching lattice constants. pHEMTs use very thin layers of materials with mismatched lattice constants, improving performance.

Most of the initial uses of HEMTs were for military and aerospace applications, but demand for HEMTs increased in the 1990s when Direct Broadcast Satellite television receivers began using HEMT amplifiers. More recent uses of HEMTs include radar systems, radio astronomy, and cell phone communications.

**Device Principles**

HEMTs use the properties of a heterojunction to form a conductive channel with greater mobility than a traditional MOSFET. In a HEMT, a heterojunction with a wide bandgap semiconductor is fabricated on top of a narrow bandgap semiconductor, such as AlGaAs / GaAs [9]. The electrons from the n-doped wide bandgap region (AlGaAs in this example) diffuse into the GaAs, which has a lower conduction band than AlGaAs. The GaAs is undoped, so carriers experience reduced scattering, increasing mobility. This layer of carriers is called a two-dimensional electron gas, or 2DEG.

Due to difficulties in forming a gate dielectric on these materials, HEMTs use a Schottky gate contact over the wide bandgap semiconductor. This Schottky contact results in higher gate leakage for HEMTs than traditional MOSFETs.

**Recent Work**

Several challenges exist for HEMTs. First, although drive currents are high, operating voltages for most HEMTs are much higher than traditional CMOS, which poses an issue for low-power operation. Gate leakage is a key concern, as Schottky gates have very high gate leakage due to the lack of a dielectric barrier. Band-to-band tunneling due to the narrow bandgap is an issue, as is high source and drain resistance [10]. There is also the issue of integration of p-type devices. Finally, the use of III-V wafers also adds fabrication cost and manufacturing complexity.

Recent work has focused on the use of HEMTs at lower operating voltages. Dewey et al. shows drive currents that are able to match 40 nm MOSFETs at $V_{DD}=1$ V as well as 0.5 V [11].

Gate leakage can be improved with new gate dielectric materials. Work from Radosavljevic et al. has shown improvements in gate leakage by using TaSiOx rather than a Schottky gate [12]. Kim et al. showed that using a delta doping that is located further away from the gate and removing a portion of it during etch allows for a large reduction in gate leakage while reducing drive current by only a small amount [13].
To reduce band-to-band tunneling, the bandgap of the channel material can be modified. Kim and Del Alamo showed that using an InAs subchannel sandwiched between two InGaAs layers reduces band-to-band tunneling due to energy level quantization within the InAs forming a larger effective bandgap [14]. In addition, they also showed that the source resistance is improved with good Drain Induced Barrier Lowering (DIBL) and Subthreshold Slope (SS). High source and drain resistance can also be addressed through different annealing or diffusion techniques [10].

To form p-type devices on the same wafer, wafer bonding has been used by Chung et al. to attach GaN to Silicon wafers, where a p-type Si device can be used [15]. Since alignment issues are less of an issue with large power devices, this strategy may be less successful for logic applications where density is critical.

**Scaling**

Several groups have addressed scaling of HEMTs [16],[17],[18],[19]. Using electron beam lithography and multiple etch steps, Waldron et al. showed that it is possible to reduce a HEMT down to 30 nm gate-to-contact spacing, but it is difficult to make the gate length small without improvements to the etch processes [16].

Kharche et al. found that InAs is projected to scale well, as quantum well width scaling brings improvements in $I_{ON}/I_{OFF}$ due to lower $I_{OFF}$ [17]. The reduced well width brings the electron peak closer to the gate, allowing for better gate control.

Oh and Wong showed that if issues with gate leakage and process integration at small gate lengths can be solved (along with finding a symmetric p-type device), HEMT devices can have lower delay or lower Energy-Delay Product (EDP) [18]. However, others, including Skotnicki and Boeuf, have shown that when DIBL and SS are included into an effective current metric, strained Silicon performs better than III-V HEMTs [19].

**Conclusions**

HEMTs’ main advantage when compared to CMOS is that the increased electron concentration allows for higher drive current in devices. However, to be competitive with CMOS, certain significant challenges need to be resolved, such as gate leakage, device pitch, and the lack of equivalent p-type devices. Progress has been made in scaling $L_G$ down to 30 nm, but strained Silicon will continue to improve, possibly at a faster rate than HEMT technology can catch up. III-V MOSFETs that combine the high electron velocity of III-V materials with low gate leakage will also be a competing option [20]. Cost scaling is also expected to be a factor, since the substrates and/or specialized processing, such as MOCVD, would likely be a significant additional manufacturing cost. HEMTs are expected to dominate specialized applications where speed and frequency are more critical than power consumption and manufacturing costs, such as communications, military and aerospace.

**Gallium Nitride**

Gallium Nitride is a III-V material with many properties that make it appealing as a channel material. It has a high breakdown voltage, high electron mobility, and high saturation velocity. Perhaps more importantly, a two-dimensional electron gas is
induced by polarization at the AlGaN/GaN interface (creating a HEMT spontaneously), unlike an AlGaAs/GaAs HEMT that requires intentional doping to form charge.

History

Gallium Nitride (GaN) crystals were synthesized in 1932 by W. D. Johnson by passing ammonia over heated Gallium [21]. However, large crystals of GaN were not synthesized until 1969, when Maruska and Tietjen grew GaN on sapphire with hydride vapor phase epitaxy [22].

A variety of devices can be constructed using the properties of GaN. An early switching device made using GaN was a MESFET created by Khan at APA Optics in 1993 [23]. Soon after, Khan demonstrated a GaN/AlGaN-based HEMT [24]. GaN nanotubes (similar to carbon nanotubes) have also been formed, with some of the earliest examples including Goldberger at UC Berkeley in 2003 [25] and Hu at NIMS [26].

Device Principles

GaN devices can be considered as spontaneously formed HEMT devices. Gallium Nitride and Aluminum Gallium Nitride are polar materials due to the large size difference between Gallium and Nitrogen. When AlGaN is deposited on GaN, the tensile stress of AlGaN puts on GaN causes piezoelectric polarization to occur. This polarization leads to the formation of electrons and holes, whose charges normally cancel each other out. However, due to the heterojunction at the interface, the AlGaN/GaN interface collects the electrons as an electron gas that can be used as a conduction channel, very similar to a traditional HEMT [27], [28].

Recent Work

Challenges for GaN-based devices are similar to those of HEMTs. These include generating high drive current at low voltages, reducing gate leakage, and integrating p-type devices. Additional challenges include finding the best way to create enhancement mode devices, and reliability.

Significant work has been undertaken to tackle the challenges of GaN HEMT devices. Using N-face surfaces of GaN rather than Ga-face allowed Nidhi et al. to demonstrate depletion mode GaN devices producing about 1 mA/µm at \( V_{DS}=1 \text{ V} \) [28]. Xin and Chang have shown that high-\( \kappa \) dielectrics such as ALD HfO\(_2\) or Al\(_2\)O\(_3\) can reduce the gate leakage [29],[30]. Chung et al. demonstrated a 2 layer transfer process to integrate p-type Silicon MOSFETs with n-type GaN [15].

To create enhancement-mode devices, researchers have used several methods to change the threshold voltage. Cai et al. used fluorination through the use of a CF\(_4\) etch to passivate surface states, changing the threshold voltage by 5 V and allowing the creation of both enhancement and depletion mode devices, which was demonstrated by creating ring oscillators [31]. Ota et al. used piezneutralization (a layer inserted beneath the gate to neutralize polarization charges underneath the gate) to adjust \( V_T \) [32]. Silicon Nitride was used by Derluyn et al. to passivate the surface charge in AlGaN as another method of adjusting \( V_T \) [33]. Kanamura et al. used the piezoelectric effect of i-AlN on n-GaN to create an enhancement mode device while increasing the
2DEG density [34]. Finally, Im et al. demonstrated that a superlattice of AlN/GaN changes the biaxial stress to make enhancement mode devices with better on-state resistance [35].

Joh and del Alamo studied reliability concerns for GaN devices, and at $V_{DS}=5$ V, hot carriers caused reductions in on-state current and changes in $V_T$, with greater voltages causing faster degradation [36]. In addition, lattice defects form due to excessive stress from the inverse piezoelectric effect.

**Scaling**

Short channel devices with gate lengths down to 20 nm (with 40 nm source/drain offsets) have been developed by Shinohara et al. with record high on-current of 2.7 mA/μm [37]. Both enhancement and depletion mode devices were fabricated with high uniformity. However, voltages are still high to achieve these results (3-5 V). Uren et al. found punchthrough effects occurring in devices with a 0.17 μm gate length due to leakage through the GaN buffer layer. Uren proposed that buffer layers should be insulating to prevent this and confine the channel potential [38]. Park and Rajan found that N-polar GaN HEMTs suppressed DIBL better than Ga-polar HEMTs due to the N-polar device’s superior electrostatics from its inverted structure [39].

**Conclusions**

Gallium Nitride based HEMTs’ major advantages are high electron mobility (although not as high as GaAs), higher critical breakdown voltage, and a higher thermal conductivity than GaAs [27]. Gallium Nitride based devices have been suggested to be useful in RF or high voltage applications. Some groups have also thought that these devices could also be useful as traditional MOSFET replacements [30].

There are several challenges that would need to be overcome to replace traditional MOSFETs. First, Gallium Nitride (GaN) devices are typically depletion-mode rather than enhancement-mode. Next, to avoid HEMT gate leakage, gate dielectrics need to be developed that are compatible with Gallium Nitride. Note that Gallium Nitride only holds an advantage for n-type devices so p-type devices, such as Silicon or Germanium, would need to be fabricated on the same wafer. Additionally, reliability issues due to hot carriers need to be better studied. Scaling also needs further study, as devices have mostly been long channel up to this point. The inability to create GaN ingots as cost effective substrates (or Silicon Carbide ingots coupled with GaN deposition) means that sophisticated (and potentially expensive) techniques would need to be developed to integrate GaN on more conventional substrates.

GaN based devices seem to perform best as power or RF solutions where voltages are too high for logic applications. Thus, GaN seems best suited for telecommunications and radar applications. For solutions like WiMax base stations and power electronics, GaN could also be useful. However, the limitations of GaN combined with integration challenges (particularly very thick buffer layers for growing defect-free GaN), GaN does not appear to be appealing for future development in logic.
Ferroelectric Gate Stacks

Ferroelectric gate stacks use a ferroelectric capacitor in series with a traditional gate oxide to create a region of negative gate capacitance, resulting in subthreshold swing below 60 mV per decade.

History

In 2008, Sayeef Salahuddin at Purdue theorized that using a ferroelectric capacitor in series with a normal capacitor should stabilize the ferroelectric material and allow an overall negative gate capacitance effect to occur [40]. By making $C_{\text{GATE}}$ negative, Salahuddin predicted it would be possible to overcome the limitation that normally prevents operation with a subthreshold slope less than 60 mV per decade at room temperatures [41],[40]. A device was fabricated by Salvatore at EPFL using the ferroelectric dielectric P(VDF-TrFE) and was found to achieve 13 mV/dec behavior at low current in 2008 [42]. Rusu at EPFL demonstrated a device in 2010 with sub-60 mV/dec behavior over 2.5 decades of current [43].

Device Principles

In a standard dielectric, an energy versus charge curve shows a $Q^2/2C$ relationship. In a ferroelectric dielectric, the energy versus charge curve has two minima, resulting in a region of negative capacitance between the minima. By biasing the device in this region of negative capacitance, it is possible to create overall negative gate capacitance. The equation for Subthreshold Slope is given in Equation 2.1.

$$SS = \ln(10) \frac{kT}{q} \left(1 + \frac{C_{\text{DEP}}}{C_{\text{GATE}}}\right) \quad (2.1)$$

By making $C_{\text{GATE}}$ negative, Salahuddin predicted it would be possible to overcome the limitation that normally prevents operation with a subthreshold slope less than 60 mV per decade at room temperatures [41],[40]. The device would be fabricated by placing the ferroelectric dielectric between the gate metal and conventional dielectric.

Recent Work

Research on ferroelectric devices is very recent, with significant challenges today in simply observing the negative capacitance effect and achieving sub-60 mV behavior. Only a select few groups so far (primarily [42], [43]) have been able to achieve sub-60 mV/dec subthreshold swing. However, Tanakamaru et al. looked at ferroelectrics for SRAM and was unable to achieve sub-60 mV/dec operation [44]. Khan et al. demonstrated a proof of concept device, which also does not show sub-60 mV/dec behavior, but was focused on demonstrating clear proof of the negative capacitance effect [45]. Complicating the research landscape, it is not possible to directly measure negative capacitance – only an enhancement in total capacitance. Krowne et al. incorrectly interpreted a lack of measurable negative capacitance as an indication that ferroelectrics do not cause negative capacitance, but instead cause highly nonlinear biasing behavior when in a series capacitor stack [46].

Scaling
As the mechanisms for generating and operating negative capacitance are better understood, fundamental limitations may be uncovered for these devices. Jin et al. simulated the potential for scalability of these devices and found that the subthreshold slope rises as the gate length is scaled down, with substantial increases below 50 nm negating their primary benefit [47].

**Conclusions**

The potential for sub 60 mV/dec operation, if expanded over multiple decades of current, is a large potential advantage for ferroelectric gate stack devices. However, the basic understanding of how to fabricate and design these devices still needs further study. Hysteresis is also a concern, as a large hysteresis would prevent voltage scaling, further negating the underlying value of pursuing sub 60 mV/dec operation. While scaling studies that have suggested the technology scales poorly, more research is necessary, and the costs for incorporating a ferroelectric layer are relatively minimal. Even if there is a gate length limitation, if hysteresis can be reduced, these devices could find a use in a large gate length, ultra low power application.

**Electro Chemical Devices**

Electro chemical devices (ECDs) use a chemical reaction to control the flow of current through a device.

**History**

Devices as small as those with a single molecule were theorized as early as 1974 [48]. Modern ECDs were experimentally demonstrated by Collier in 1999 based on the concept of Chemically Assembled Electronic Nanocomputers (CAENs) [49]. Using Ag2S as a filament, Terebe was able to produce various logic functions, including AND, OR, and NOT [50].

**Device Principles**

Electro-chemical devices, like all switching devices, control the flow of current through a device. However, they use a chemical mechanism (for example, the reaction of Cu ions precipitating out of Cu2S as a voltage is applied) to create a conducting bridge. Some are two terminal devices, and others are three terminal devices. They are often used as memory devices, which can either be write-once (irreversible), or write many times (reversible).

**Recent Work**

Challenges for ECDs mostly focus on switching speeds, reliability (expressed in cycles, which is often called endurance), and circuit fabrication issues.

Terebe et al. attained 1 MHz operation in 2005 using Ag2S, although this is orders of magnitudes from what would be necessary to compete with scaled CMOS logic [50]. Thomson et al. in 2006 showed switching speeds as fast as 0.1 microseconds [51]. Sakamoto et al. in 2007 switched to Ta2O5 and was able to increase $V_{\text{PROGRAM}}$ to over 1 V while keeping switching times in the $10^{-5}$ to $10^{-4}$ seconds range [52].

Improvement of reliability, as expressed in mean cycles before failure, remains difficult. For three terminal devices, Sakamoto showed that a gate isolated from a
filament can be used to control the filament’s conductivity, although endurance was lacking at only 50 cycles [53]. In 2007, Sakamoto et al. had been able to increase endurance to 10,000 cycles by using a Cu$_2$S electrolyte [52].

A wide variety of circuit concepts have been explored. Molecular FETs, using molecules such as Roaxane, have been shown for over a decade to be able to achieve basic logic functionality, such as AND and OR, but at very low currents (less than 1 nA) [49]. Using CuSO$_4$, basic look-up tables can be created to mimic FPGA technology [54]. (Unfortunately, endurance cycles of the FPGA in [53] are still low, at about 100 cycles, and retention and switching times need to be improved.) With a nanowire in a porous alumina membrane, Liang et al. was able to connect several nanowires in parallel to create similar FPGA-like devices [55]. A solid electrolyte in the back-end between a via and metal line have also been explored, but mostly as a nonvolatile memory on top of logic [56]. Endurance would again need to be improved beyond 100 cycles.

**Scaling**

Studies of scaling are limited, as fabricating larger single devices is still challenging. Most work has focused on the use of ECDs for memory applications. Kim and Nishi found that as cell size shrinks, the ratio of on-state to off-state resistance increases, implying that a larger area gives rise to more filament formation, negatively impacting performance [57].

**Conclusions**

ECDs hold an advantage in their size, which can be on the order of individual atoms. However, these devices are still at too early a stage of development for use as a CMOS replacement without major breakthroughs. Unfortunately, electrochemical devices currently demonstrate low current, low endurance cycles, or poor switching speeds, and in some cases, all three negative qualities [58]. There have only been limited studies on scaling, and costs may or may not be significant, depending on the materials and process technologies needed for fabrication. Electrochemical devices may be more suited for use as nonvolatile memory devices.

### 2.4.1.2 Carrier Transport Mechanisms

**Impact Ionization**

Impact Ionization transistors are gated p-n diodes that rely on avalanche breakdown to create carriers in the channel. This mechanism creates positive feedback, allowing for sub-60 mV/dec subthreshold slopes.

**History**

Impact Ionization FET devices, also known as IMOS, were simulated and fabricated in 2002 at Stanford University [59]. Kailash Gopalakrishnan, under the direction of Prof. James Plummer, was searching for a gain mechanism that was internal to the device with sufficient gate control. Gopalakrishnan simulated devices showing subthreshold slopes down to 5 mV/dec and fabricated devices with about a 10 mV/dec
swing.

**Device Principles**

Impact Ionization transistors use the avalanche mechanism of breakdown in reverse-biased diodes to achieve carrier transport. They are also gated p-i-n diodes, but they have a larger intrinsic region that is partially not gated. The device works by modulating the channel length with the gate. At high gate voltages, the gate inverts a portion of the channel, reducing the effective channel length, and increasing the electric field from the drain to the source. Eventually, the device breaks down with impact ionization, causing current to quickly flow to the drain.

**Recent Work**

Challenges for IMOS devices include high drain voltage requirements, reliability, and circuit issues.

To cause avalanche breakdown, a high $V_{DS}$ is required, which increases power dissipation. Nematian, Fathipour, and Nayeri found that this drain voltage could be reduced if other materials with reduced bandgaps are used (such as SiGe) [60].

Reliability and variability can be an issue. Abelein et al. found that carriers with such high energy levels can cause large changes in $V_T$ after multiple cycles [61].

IMOS has issues with increased $C_{GD}$ due to high Miller capacitance (the drain couples to the entire intrinsic region of the device), as shown by Tura and Woo [62]. Also, the devices do not fully saturate with high drain voltages. As such, they will not exhibit full rail-to-rail swing, another difficulty for using these devices in logic applications.

**Scaling**

Some issues with scaling IMOS include the need of an ungated intrinsic region. This will hinder future scaling. Savio et al. showed that Silicon IMOS will not scale well below 50 nm in Silicon [63]. Additionally, as shown by Shen et al., the need of time and space for the carriers to build enough energy for carrier multiplicative effects to occur, limits both the fundamental scaling length of these devices, and the switching time [64].

**Conclusions**

Impact Ionization FETs have advantages of low subthreshold slope with relatively high current compared to other sub-60 mV/dec devices, like TFETs. However, there are many challenges, such as reliability, avalanche onset delay, and high drain voltages. Scalability is a significant concern, although cost would be similar to traditional MOSFETs. These devices could be useful for very specific circuit applications where a variable $V_T$ can be used, such as a low power write once memory element.

**Tunnel FET**

Tunnel FETs use quantum-mechanical tunneling of electrons from the source to the channel as the primary carrier transport mechanism, allowing for sub-60 mV/dec subthreshold slopes.

**History**

The origins of three-terminal devices come from the band-to-band tunneling
component in a Trench Transistor Cell [65]. A three-terminal tunnel device using this effect was proposed by Sanjay Banerjee at Texas Instruments in 1987 [66]. This device required gate overlap of the source, a situation later known as line tunneling. Later in 1992, Toshio Baba at NEC proposed a surface tunnel transistor using GaAs and AlGaAs that utilized point tunneling [67]. In 1995, William Reddick at Cambridge proposed a Silicon device using point tunneling [68]. All of these devices showed low currents and no subthreshold slope under 60 mV/dec. In 2004, Jorge Appenzeller at IBM showed experimental characteristics less than 60 mV/dec with carbon nanotube based devices [69].

Device Principles

Tunnel Field Effect Transistors (TFETs) use the tunneling of electrons as the carrier transport method for device operation. They are generally designed as gated p-i-n diodes, where the gate is used to modulate an effective tunneling barrier height [70]. Ideally, these devices would have a very low off-state current (proportional to reverse-biased diode leakage), a very low subthreshold slope, and acceptable on-current.

TFETs can be generally classified as point and/or line tunneling devices [71]. In a point tunneling device, the source does not appreciably deplete, but the gate causes the channel region to invert, resulting in tunneling from the source to the channel. In a line tunneling device, the source is inverted (generally by engineering an overlapped gate with an optimized source doping profile), resulting in tunneling into the inversion layer, similar to Gate-Induced Drain Leakage (GIDL).

Recent Work

TFETs’ major challenges are to achieve significantly better subthreshold slope than 60 mV/dec and provide drive current comparable to MOSFET devices. Miller capacitance is also a challenge due to the p-n diode nature of TFETs, similar to IMOS. Ambipolar operation (tunneling occurring at the drain when the gate is reverse biased) and circuit design challenges (due to asymmetric device operation) will also require further understanding.

Few devices are able to achieve subthreshold slope of less than 60 mV/dec. Appenzeller et al. showed this with carbon nanotubes in 2004 [69]. Lu et al. also demonstrated this effect using DNA functionalization on carbon nanotubes [72]. Choi et al. demonstrated this with a purely Silicon device in 2007 [73]. This was followed by a sub-60 mV/dec device by Mayer in 2008 [74]. Jeon et al. used a silicided source to achieve sub-60 mV/dec switching in 2010 [75]. Leonelli et al. also demonstrated sub-60 mV/dec behavior with FinFET devices [76]. Kim et al. used a Germanium source to achieve sub-60 mV/dec operation in 2009 [77].

Even the best experimental devices (such as the device from Kim et al.) show $I_{ON}$ in the $\mu$A/$\mu$m range [77], but do not meet the mA/$\mu$m requirements for future CMOS devices. Some strategies, such as that proposed by Kim, use a recessed Germanium source [77] and have the potential for increased drive current. Another approach, from Mookerjea et al., is to use one material (creating a homojunction rather than heterojunction) with a lower bandgap, allowing for a higher tunneling rate and hence,
higher tunneling current [78].

In addition, drain capacitance may increase due to enhanced Miller capacitances. Since the entire channel is only electrically coupled to the drain (rather than the source and drain, as in a typical MOSFET), the drain experiences increased $C_{GD}$ and the source experiences decreased $C_{GS}$ [79],[80]. Increased overshoot is also possible in these devices.

A homojunction TFET (with a single source, channel, and drain material) has ambipolar characteristics. To remove the ambipolar effect, the source and drain must be asymmetric, either by use of a heterostructure or offset drain [81],[82].

As an asymmetric device, TFETs can only conduct tunneling current in one direction, making circuit design more difficult. Groups have examined new SRAM and logic layouts and found that additional transistors (for example, a 7T SRAM cell) may be necessary to have sufficient noise margins for operation [83].

Scaling

Although simulations of advanced device structures show increased on-state current, many simulated cases require extremely abrupt junctions or doping profiles that have not been achieved in TFETs to date [84]. Some of these device structures require multiple junctions underneath the gate, which would reduce future scalability. In general, tunneling current is proportional to the barrier height (determined by bandgap/heterojunctions) and tunneling width (dependent on electrostatics and doping concentrations/gradients). TFETs with gate overlap have improved tunneling area (as well as electric field in the tunneling region), but also have reduced scalability. One solution is decoupling the overlap area from the gate length by using a raised source where tunneling is contained completely within the source [85].

Conclusions

Experimental TFET results show very low subthreshold slope at very low currents, in sharp contrast to the simulation results which show low subthreshold slope but with on-currents in the 0.1 mA/µm to over 1 mA/µm range. Unfortunately, in practice, devices have not been able to simultaneously show both subthreshold slopes below 60 mV/dec and high on-state currents. Devices that do achieve reasonably high on-currents do not see subthreshold slopes below 60 mV/dec, making off-state currents very high and eliminating the advantage over conventional MOSFETs. It is important to note that TFETs are not symmetric, so additional challenging lithographic steps are necessary, complicating fabrication. Scaling seems robust for TFETs, with few cost increases compared to MOSFETs. However, unless TFETs improve to better match their simulation results, they have limited application for logic devices.

2.4.1.3 Structures

Ultra Thin Body

Ultra Thin Body (UTB) devices isolate individual transistors from each other by
placing an oxide layer beneath the devices. By making the device depth very thin, the
gate can control the entire body of the device, allowing it to be fully depleted by the
gate.

History
Early work on MOSFETs constructed on isolated Silicon occurred in 1978 by K.
Izumi at NTT in Japan [86]. Izumi implanted oxygen below devices. He then used
annealing to form a Silicon oxide layer beneath the devices. However, this work did not
publish individual device characteristics, although it did show ring oscillator results.
Izumi also remarked that reduced leakage was measured and the devices could be
useful for high performance logic.

In 1979, activity began increasing in SOI devices. K.F. Lee at Stanford University
reported thin film devices grown on laser-annealed polysilicon [87]. These devices were
targeted at low-cost and large-area applications where Silicon substrates were not
possible. Later that year, A.F. Tasch at Texas Instruments demonstrated devices with
much smaller gate lengths, down to 5 microns [88]. In 1982, S.D.S. Malhi realized that
by using an ultra thin body thickness, the channel could be nearly intrinsic, resulting in
enhanced mobility for carriers [89]. In 1983, Lim and Fossum studied how back-gate
bias could be used to optimize performance in thin SOI devices [90]. Also in 1983, J.-P.
Colinge created large single crystal SOI films using laser recrystallization [91].

Device Principles
Traditional MOSFETs experience short channel effects as the channel length
scales. At sufficiently short channel lengths, the gate is no longer able to control the
channel effectively due to the drain’s electric field. Using higher doping in the channel
can somewhat counter this effect, but leads to decreased mobility, hindering device
performance.

UTB devices are one potential solution to improve gate control [92]. The devices
are formed on Extremely Thin Silicon On Insulator substrates. By using these very thin
bodies, the channel is very thin, and leakage paths between the source and drain are
reduced. The channel is fully depleted, leading to improved subthreshold swing. With
improved gate control, channel doping can be reduced, improving mobility.

Recent Work
UTB devices exhibit great promise for dimensional scaling, but they have
limitations due to lack of strain (a key driver of on-current improvement in modern
CMOS), increased source drain resistance, and threshold voltage control.

Ang et al. demonstrated enhanced mobility in NMOS by using SiC for S/D
regions to strain the channel region. It was observed that a recessed S/D allows for
better drive current. However, the mobility is dependent on orientation and device
width [93]. Another method to add stress and enhance drive current was exhibited in
PMOS by Chui et al. using Ge condensation by annealing. This method eliminates the
need for a Si recessed etch before the SiGe epitaxy [94]. Lastly, a quasi-SOI was made by
Tian et al., for both NMOS and PMOS which ideally minimizes SCEs, eliminates
potential coupling, shows high mobility, and a decreasing $C_{\text{PARASITIC}}$. However, the
trade off is poorer quality of the epitaxially grown silicon in the channel, and small window for design of the source drain extensions [95].

Scaling

Scaling, especially the body thickness, is a concern for ultra thin body devices. As channel length scales, body thickness must decrease. Severe mobility degradation is exhibited below a 3.5nm thickness [96]. Also, quantization effects in the inversion layer can lead to an increase of threshold voltage and thus a decrease in on-state current. The effect of just a single unintentional impurity can degrade the drive current and increase threshold voltage, as shown by Vasileska et al. [97]. Self-heating is an additional concern. In 1989, McDaid et al. showed that negative differential resistance in SOI output characteristics was due to the reduced thermal conductance of buried oxide [98]. More recently, Fiega et al. showed that thermal resistance increases as the gate length and body thickness are scaled [99]. Reducing the back oxide thickness reduces thermal resistance, potentially offering some room for improvement.

Threshold voltage control has been recently studied in Ultra Thin Body devices. Ren et al. demonstrated excellent variability and mismatch control with gate lengths down to 30 nm [100]. Liu et al. and Andrieu et al. demonstrated Ultra Thin Body and BOX (UTBB), which allows back bias to change the threshold voltage with good variability control[101], [102].

Conclusions

Ultra Thin Body devices offer better gate control and improved mobility over bulk devices. However, there are limitations to the improvement due to increased source and drain resistance and ability to strain the channel. Scaling may be a concern in the future, as well as additional costs due to the use of ETSOI substrates. For manufacturing processes currently using SOI technology, UTB represents the next step for scaling, albeit one with limited future scaling potential.

Multi Gate

Multiple gate FETs improve electrostatic confinement by wrapping the gate around the channel. This improves short channel control, reducing leakage and improving scalability.

History

Multiple gate FETs were initially discussed in the late 1980s as Surrounding Gate Transistors (SGTs). In 1987, K. Hieda at Toshiba realized a “triple-gate” structure by creating a trench isolated transistor with a gate that surrounded the channel [103]. The purpose of this device was to reduce the bird’s beak effect common in LOCOS oxidation methods and was designed for use as the switching transistors in memory cells. In 1988, H. Takato at Toshiba demonstrated that this device would be useful for logic due to the excellent gate control [104]. Digh Hisamoto at Hitachi later produced several works where the Silicon fin had a reduced width, known as a Depleted Lean Transistor (DELT), which further reduced short channel effects and increased gate control [105],[106],[107].
Device Principles

Multiple Gate FETs utilize multiple gates wrapped around the channel for better channel control in short channel devices. This approach reduces short channel effects, improving subthreshold characteristics and DIBL. These devices have been incorporated in the ITRS roadmap, and as of the 2009 ITRS revision, are projected to be utilized starting somewhere between 2015 and 2020. Multiple gates are also generally three-dimensional, allowing for increased channel area in a given plan-view area.

Recent Work

The many types of multiple gate FETs have individual advantages and challenges [108]. In general, increasing the electrostatic confinement improves short channel control and scalability. However, fabrication complexity often results as confinement is increased from fins to gate all around devices like nanowires.

Traditional FinFETs for integration and node insertion have been realized by Chang et al. for the 32 nm node, with 25 nm gate length devices showing 1296 $\mu$A/$\mu$m for n-type and 925 $\mu$A/$\mu$m for p-type [109]. Another type of FinFET, by Zhang, Fossum, and Mathew, would use the Ultra Thin Body region between fins to also conduct current. It has worse off-state characteristics, but might be useful for I/O circuits where maximum on-state current is required [110]. Independently gated double gates, even when arranged in a fin, likely will not scale well due to contact spacing issues, as shown by Mathew, et al. [111]. Wu et al. showed that stacked fin technologies would be difficult to fabricate when combined with raised source drain and stress technologies, as well as having issues with contact area scalability [112].

Gate-All-Around nanowire-like devices show comparable performance to p-type partially depleted SOI, but still lag in drive current compared to n-type devices, as demonstrated by Bangsaruntip, et al. [113]. Yeo et al. and Fang et al. demonstrated Twin Silicon Nanowire FETs (TSNFETs) that show excellent subthreshold slope and DIBL due to their high quality gate oxides and excellent gate control [114],[115]. 3D stacked nanowires by Dupre et al. with FinFET like characteristics show excellent possibilities for scaling, although independent gate control of several layers is unlikely [116]. Orientation effects shown by Singh et al. demonstrate that for p-type nanowires, the $<010>$ direction is superior to the $<110>$ direction by 1.84x the $I_{ON}$ mean [117]. Mobility is degraded in Silicon nanowires due to phonon-scattering as nanowires get thinner, especially smaller than 6 nm [118]. Mobility has been shown to be linear with wire radius for InAs nanowires in the 7-18 nm range [119].

A unique device called the VeSFET, or Vertical Slit FET, uses regular arrays of pillars to form a very compact structure that can implement a logic function, such as AND or OR, in a single device [120]. Srivastava, Saubagya, and Singh simulate this device, which is very interesting for using space so efficiently, but difficult to fabricate.

Conclusions

Multiple Gate FETs hold promise for continued scaling beyond planar devices. However, multiple gate devices have increased process complexity when compared to planar, and the fabrication and process costs associated with Multiple Gate FETs need
to be considered. Nanowire-based and gate-all-around devices offer maximum gate control for scaling, but their structures are more complex to manufacture.

**Metal Source / Drain**

Metal Source / Drain technology uses Schottky barriers instead of doped sources and drains to reduce parasitic resistance.

**History**

The use of Schottky contacts for the source and drain was proposed and demonstrated by M.P. Lepselter and S.M. Sze at Bell Labs in 1968 [121]. They used Platinum Silicide source and drain regions and an n-type body region to demonstrate the first Schottky based S/D devices.

**Device Principles**

Metal Source Drain devices, also known as Schottky Barrier Field Effect Transistors (SB-FETs), traditionally use Schottky barriers rather than diode junctions as the source and drain. Using metal rather than a doped semiconductor reduces parasitic resistances, but requires band-edge metal work functions to be able to match on currents of traditional MOSFETs [122].

**Recent Work**

Metal Source / Drain devices have Schottky barriers at the source and drain. To achieve comparable drive current to standard MOSFETs, the barrier height must be reduced (the barrier workfunction must approach band-edge), with the amount of reduction dependent on the drive current requirements. Methods for reducing the barrier height include device structure optimization, Fermi level depinning, implants, and dopant segregation.

Connelly et al. has shown that a Schottky Barrier Height (SBH) less than 0.1 eV is needed to compete with traditional MOSFETs [123]. Underlap is preferred for these devices rather than conventional overlap of the source and drain, first due to parasitic capacitance, and second because the abrupt profile of a metal-semiconductor junction allows for a slight underlap while still maintaining gate control.

SB-FETs utilizing a double-gated structure can meet ITRS benchmarks with poorer SBH than single gate structures, suggesting GAA structures may be more attractive with metal S/D devices (neglecting the associated volume efficiency issues with GAA) [124].

Chen et al. created a planar structure where silicide was grown on top of the source and drain, and a small finger of silicide spread toward the gate to improve source drain extension resistance. This method also allows the use of strain with embedded SiGe [125].

Fermi level depinning can reduce Schottky barrier height. A thin layer of nitride was used by Connelly et al. to depin the Fermi level and reduce SBH to 0.2 eV, at the cost of increased $R_{\text{EXT}}$ [126],[127]. Another method by Tao et al. uses a Selenium monolayer to reduce the SBH down to less than 0.08 eV[128].

Vega and King-Liu also show that a fluorine implant can reduce SBH close to 0
eV, but in FETs, the fluorine implant resulted in higher resistance, resulting in an ultimately lower drive current [129],[130].

Dopant-Segregated Schottky (DSS) MOSFETs use dopants at the Metal-Semiconductor interface to reduce the SBH. Experimentally, this was demonstrated by Kinoshita et al. in 2004 and was shown by Qiu et al. to be achieved for both implantation to and implantation through silicide [131],[132]. An excellent table showing different SBH for different anneal conditions is shown by Qiu et al. [132]. DSS FinFET and nanowires have also been demonstrated by Kaneko et al. and Chin et al. [133],[134].

Scaling

Vega and King-Liu examined the scaling potential of DSS devices for double gate structures. For High Performance applications, at a 10 nm gate length, a conventional double gate Raised Source Drain (RSD) structure will achieve higher performance than a DSS structure unless the epitaxial layer is doped less than $10^{20}$ cm$^{-3}$ [135]. For low standby power applications, optimal parameters for various SBHs are shown [135]. For low operating power, Vega showed the advantages of dual high K / low K spacer technology for DSS structures, which allows fringing fields to be enhanced such that the source and drain can be underlapped, reducing parasitic capacitance and increasing effective gate length [136].

Conclusions

Metal Source / Drain devices show some advantages if SBH can be reduced to within 0.1 eV of band-edge. However, simulation studies of High Performance devices show that conventional Raised Source / Drain structures are better performing than DSS structures (even without accounting for the potential loss of strain effects with Metal Source Drains). Although some results suggest Metal Source / Drain devices can outperform conventional MOSFETs (especially if the SBH is 0 or negative [123]), lack of strain and increased parasitic capacitance effects are likely to result in lower performance overall. At very small gate lengths, while conventional raised source drain double gate devices scale better, fabrication costs may make Metal Source / Drain an attractive option.

Novel Vertical Devices

The category of vertical FETs is used to describe unique process integration schemes that allow the channel to be fabricated such that current flows in the vertical direction, either into or out of the wafer, as opposed to the normal lateral flow of current in traditional MOSFETs. This category was also used to apply to unique integration schemes for fabricating multiple layers of devices stacked in the vertical direction.

Recent Work

Sacchetto et al. used the Bosch etch process to create a vertical nanowire structure [137]. This process uses a repetition of dry etch then passivation to create a scalloped effect, which allows for the creation of multiple layers of crystalline devices.
without the need for epitaxy. This process could also be useful for III-V devices, only requiring an additional oxidation step to thin and separate the nanowires.

Fukuzumi et al. created a “macaroni” FET by first creating layers of gate material and oxide spacer, then etching a vertical hole, and finally filling the vertical hole with gate oxide and channel material [138]. Unfortunately, this process is difficult to accomplish with crystalline semiconductors using epitaxial growth. This device also seems best suited for memory devices, since all gates on a level are shorted together, resulting in a bit-line/word-line arrangement.

Thelander et al. shows how Vapor-Liquid-Solid/Vapor-Solid-Solid growth allows for vertical FET creation on a substrate. Specific processes such as polishing and manipulating conformal versus nonconformal deposition are needed to contact, gate, and isolate individual devices in a wrap-gate arrangement [139].

Conclusions

These vertical devices all offer tradeoffs in process flow complexity for the ability to make very specialized vertical structures. Vertical structures offer some packing density benefits for certain circuit configurations (for example, memory), but at the cost of increased fabrication complexity.

**Junctionless Accumulation Mode**

A Junctionless Accumulation Mode (JAM) device is a fully depleted device, with either multigate or gate-all-around structures, where the source-drain regions have the same doping type as the channel region. Both traditional top-down and bottom-up nanowire devices have been studied for their advantages in fabrication complexity [140], [141].

**History**

Top-down fabricated multigate devices were originally studied by Lee et al. in the Colinge group as “junctionless transistors” [140], [142]. The devices have high n-type doping (in the $10^{19}$ cm$^{-3}$ range), with uniform doping throughout the channel, source, and drain [143]. Devices operate with a very small cross-section (on the order of 5 nm x 5 nm) to permit fully-depleted operation at a desired gate voltage. In addition to being relatively easy to fabricate, these devices also have a lower electric field than a conventional CMOS device [144]. Iqbal et al. published a reference paper showing optimized geometrical and doping parameters for guidance in designing these devices [145].

The key trade-off in these devices is between the mobility gain due to reduced electric field and the mobility loss due to increased doping. Rios et al. showed experimentally that for a low doped case, the low field effects win and the mobility is ~30% higher. However, for a high doped case, the mobility is reduced due to impurity scattering. Rios also points out that these devices have a mixed threshold behavior where a low value governs the subthreshold turn-on and a higher one determines the extrapolated threshold of the accumulation regime [146]. In addition, when measuring temperature dependence, $dV_T/dT$ is very poor compared to traditional inversion mode
devices, which would reduce voltage scaling, a critical criteria in future devices [147]. Geometric variation will also be problematic, as junctionless nanowires have been shown to have significantly higher threshold voltage variation than a comparably sized inversion mode device as the width scales [148].

One additional use of these structures is for operation as impact ionization devices, as shown by Lee et al. in the Colinge group. A lower $V_D$ (just above the bandgap) can be used because the drain bias is fully dropped at the drain rather than throughout the channel [149]. Sub-60 mV/dec subthreshold swing operation can be achieved at drain biases as low as 1.75 V, although the $I_{ON}$ is lower than that of traditional impact ionization devices of the same size. The region where impact ionization occurs is much larger in the junctionless device, which might make it possible to achieve sub-60 mV/dec behavior at less than 1 V with a germanium device [149].

Similarly to the top-down junctionless devices, Vapor-Liquid-Solid (VLS) grown bottom-up nanowires have been fabricated with single doping concentrations throughout the source, channel, and drain, in this case due to difficulty in controlling the doping profile during growth and fabrication. Unfortunately, even with surface passivation, work by the Lieber group has shown bottom-up p and n-type Silicon and Germanium nanowires continue to display poor off-state characteristics [150]. In addition, there are assumptions made in these Si and Ge bottom-up research devices that should be considered, including assuming no quantization effects when calculating transconductance [141],[151] and using an idealized theoretical capacitance [152],[153].

In all of these devices, the source and drain would ideally be more highly doped (for improved access resistance) and the channel more lightly doped (for improved mobility). This means that, in the limit, a junctionless devices has an undoped channel and a heavily doped source and drain, which is a traditional multiple gate device. The one benefit that these junctionless devices (with similar doping in S/D and channel) hold is in ease in manufacturing. If costs can be reduced sufficiently such that the reduction in current (leading to a larger device width and thus larger area per device) is offset with significantly reduced costs in processing (fewer mask steps, no epitaxy, etc.), then these devices could help continue Moore’s law, at least on a cost basis.

Relays
Mechanical relays use physical movement from an OFF to an ON position to regulate current.

History
Although mechanical relays pre-date solid-state devices by many decades, Micro-Electro-Mechanical Systems (MEMS) technology that could compete with CMOS in scalability was first demonstrated in 1978 by Kurt E. Petersen [154]. Petersen demonstrated three devices: an optical display, a 4-terminal micromechanical switch, and a measurement method of Young’s modulus.

Device Principles
Relays use mechanical movement to physically short or open an electrical connection between two contacts. Relays can be placed either in the front-end or back-end of a traditional CMOS process [155]. Ideal MEMS relays show no off-state current, sharp subthreshold slope, and low gate leakage. Resistance matters less in these devices than in CMOS because the relatively slow mechanical beam movement delay is the limiting factor, not the faster RC delay time constant.

Relays have a pull-in voltage ($V_{PI}$) determined by the actuation force (usually electrostatic) overcoming mechanical force and a pull-out voltage ($V_{PO}$) determined by mechanical force overcoming adhesion forces. To actuate relays, several different methods can be used, including thermal, magnetic, piezo, and electrostatic [156][157],[158],[159],[160]. While MEMS devices can be engineered for $V_{PI} = V_{PO}$ practical implementations frequently display hysteresis (where $V_{PI} > V_{PO}$).

**Recent Work**

Relays have the advantages of steep subthreshold slope and negligible I$_{OFF}$. In addition, 4-terminal relays allow pass-gate logic, which potentially reduces the number of devices needed per function [161]. However, relay operating voltages are high and need to be reduced to achieve the benefits of low active power. In addition relays are currently very large (for example, 7.5 µm x 7.5 µm [162]) and need to be reduced to sizes comparable with CMOS. Reliability needs to be demonstrated for use in high activity factor logic. Variation and hysteresis also need to be reduced to values comparable to CMOS.

In 2010, Kam et al. showed that relays have the potential to be 10x more energy efficient than CMOS (albeit at lower frequencies) [163]. Relay circuits were demonstrated by Spencer et al. including a full adder in 12 NEMS relays with a single mechanical delay [164]. Hossein et al. has designed a 16-bit relay multiplier, which promises to achieve lower energy per operation than CMOS, as well as experimentally demonstrated a 7:3 compressor composed of 98 relays [188].

High pull-in voltages remain an issue with relays. Lee et al. used an insulating liquid (such as oil) to reduce $V_{PI}$ with the liquid’s higher dielectric constant, but relay reliability was still worse than that achieved with an ALD process [158]. Carbon nanotubes can also be used to reduce voltage, but can be difficult to fabricate, as discussed by Dadgour et al. [165],[166]. A suspended gate MOS fabricated by Abele et al. combines relay with MOS for enhanced efficiency, but current is low, and both mechanical and RC delay are issues with this device [167].

Shen et al. used simulation tools to show that scaled relays with feature sizes down to 10 nm will have pull-in voltages of less than 0.25 V [168]. Pott et al. explained that relays will ultimately be limited by contact asperities (surface roughness), but scaling to the 65 nm node would result in an actuation area 67% larger than a comparable MOSFET [156].

Reliability up to 65 B cycles has been demonstrated with appropriate contacts. Joshi et al. demonstrate back-end relays to $10^{11}$ cycles (In comparison, for a device operating a 100 MHz with an activity factor of 1%, $10^{15}$ cycles would be needed for 10
Variation in contact resistance has been shown to have little impact on energy-performance characteristics, even when comparing best and worst in class contact materials [169]. Dadgour et al. showed that a 10% variation in beam length and width (for carbon nanotubes) has a dramatic effect on pull-in voltage distribution [165].

**Scaling**

Spencer et al. demonstrated 4-terminal relay circuits such as adders and then produced a theoretical layout for a 90 nm technology node relay [164]. At the 90 nm node, a 32-bit adder was projected to require 7000 $\mu$m$^2$ of area versus 2000 $\mu$m$^2$ for a traditional CMOS Sklansky adder. However, for equivalent delay, parallelism is required that would make the area penalty approximately 100x. Spencer notes that a more optimized device layout could reduce this penalty.

Chen et al. used cantilever relays to achieve similar simulated throughputs with only a 6 - 25x area overhead [169]. Lee et al. calculated the scaling limits of these cantilever beams and found poly-Si would be difficult to scale to beam lengths below 80 nm [170]. TiNi is more elastic and able to scale to $\sim$30 nm. Lee notes that vertical structures may be advantageous for area efficiency.

Several papers, including by Akarvardar et al., on scaling and materials for higher mechanical switching speeds have shown that materials already in use in the semiconductor industry, Silicon and Germanium, offer higher performance (quality factor, beam velocity, switching current, etc.) than other materials such as Gold, Copper, and other metals [171].

**Conclusions**

Relays offer extremely high $I_{ON}/I_{OFF}$ ratios with excellent subthreshold slopes. However, scalability and reliability need to be proven before these devices can find acceptance. Fabrication costs may be improved, as many steps (such as ion implantation and epitaxy) would not be necessary, although release etch processing may add cost and complexity. With current state-of-the-art relay technology, these devices could still find usage for non-volatile memory, or FPGA applications.

### 2.4.2 Non-Traditional Devices

There are other non-traditional techniques that can be explored to improve transistor density. For example, recrystallization can be used to grow crystalline or polycrystalline semiconductor material for devices above traditional MOSFETs. Alternatively, wafer bonding allows stacking of devices for increased areal density.

#### 2.4.2.1 Thin Film Devices

One example of a non-traditional structure using recrystallization is to fabricate
transistors in the back-end on top of the normal device layers. The value of these Thin-Film Transistors (TFTs) is not only to place additional devices in the back-end, but also to lower parasitics with layouts that decrease RC delay in interconnects.

Varadarajan et al. [172] used metal induced crystallization to form crystalline semiconductors termed WireFETs in the back-end. Unfortunately, the metal used (Aluminum on Silicon) doped the semiconductor, making it impossible to turn off the device. Other materials, or structures similar to a Junctionless Accumulation Mode (JAM) device, could make this technique more competitive. However, care would need to be taken to make sure that the active region is thin enough to be fully depleted, while the contacts are wide enough to prevent parasitic resistance issues, similar to problems with JAM devices.

Another method to induce crystallization is the use of poly-Germanium seeds. Subramanian and Saraswat used this method in 1997 to create laterally crystallized TFTs [173]. In 1999, Subramanian et al. demonstrated TFTs scaled down to 100nm, which were single grain and showed very low leakage (below 1 pA/µm) [174]. Mobility and on-state current of these devices remains lower than traditional MOSFET, but the ease of fabrication could allow for inexpensive additional layers of devices.

Metal-Induced Crystallization through a Cap layer (MICC) is another method of forming polycrystalline Silicon. Oh et al. demonstrated this technique using Nickel mediated crystallization, although currents were below 100 µA/µm at high voltages [175].

Work has also been done in the memory space due to the challenges of scaling memory. As an example, Jung et al. have shown that laser-induced epitaxy can be used to form high density 3D crystalline Silicon SRAM [176]. Further evaluation of techniques used for novel SRAM and other memory devices may prove useful for logic applications.

2.4.2.2 Stacking for Density

Wafer bonding is the process of bonding two substrates together to improve areal efficiency. Wafer bonding (without through silicon vias connecting individual devices) also has the benefit of allowing different materials of crystalline substrates to be used. For example, wafer bonding is a potential solution for the problem of lack of a good p-type device, such as with most HEMTs. With excellent alignment, wafer bonding strategies can also be used to enhance performance in carefully designed circuits, such as SRAM.

There has been significant work with wafer bonding in the memory space. Devices on with different orientations can be bonded together [177]. In addition to the density benefits, Batude et al. has also shown that these substrates can have positive interactions, for example by using the bottom device’s gate to shift the $V_T$ of the top device [177]. These structures can provide both SRAM stabilization and area efficiency.
Nho et al. designed a 3D SRAM architecture that reduces bitline capacitance, improving performance, although $V_{CC,\text{MIN}}$ was not evaluated [178]. Hsu and Wu showed a similar 3D design that reduces both latency and energy consumption [179].

For the highest performance, pre-fabrication wafer bonding may allow different devices to be tuned for maximum performance, which was shown by Yokoyama for InGaAs III-V on Silicon [180].

### 2.5 Evaluation Metrics

To benchmark these devices for the terascale regime, a set of metrics was developed to comprehensively examine their potential. It is difficult to develop benchmark metrics for devices that operate on different principles and in different regimes. Furthermore, many of the potential devices discussed in this work are at the early stages of their development. There are often large conflicts between simulation results and early experimental results as models are refined and new physical effects are discovered [181]. Frequently, early simulation models can neglect effects that limit long-term attainable performance [182].

Six metrics were used to compare these devices. These are $I_{\text{ON}}$, $I_{\text{OFF}}$, switching energy, fabrication complexity, fabrication cost, and density scaling. Four of the metrics are device level; the remaining two are circuit level. For device types with significant differences between simulation and experimental results, both sets of results were sometimes used. Since best in class performance can change over time, the published work with the most well-behaved totality of current devices is used. In some cases, the resulting scores were modified using guidance from industrial and academic experts, so all numbers besides $I_{\text{ON}}$ and $I_{\text{OFF}}$ have a partially qualitative nature.

$I_{\text{OFF}}$ and $I_{\text{ON}}$ are used as initial metrics for evaluation. These values are easily found using published data and form a concrete basis for the other metrics. Note that some works normalize current differently, especially for non-planar devices. $I_{\text{OFF}}$ and $I_{\text{ON}}$ for all of the devices shown have been recalculated using gate perimeter normalization. For stacked devices such as nanowires, a single gate perimeter is used to allow for the advantageous drawn pitch of these devices. To determine the on current value, $I_{\text{DSAT}}$ is used, with $V_{GS-V_T} = V_{DS} = V_{DD}$. Supply voltage is determined by either the published work’s typical voltage or the typical voltage value used for that class of devices. The off current value is determined by the device’s minimum quoted $I_{\text{OFF}}$ if possible.

Energy in Joules per switching event is used as the next set of metrics of evaluation. This was determined by inputting each device’s current characteristics into a Verilog-A lookup table, which was then used in a set of SPICE simulations. For capacitance, experimental data was used when possible and calculated when not possible. Some device types are n-type only. In these cases, a standard P-type Germanium MOSFET was used. The energy dissipated was measured and averaged...
during a high to low switching event and a low to high switching event.

Fabrication complexity was the next metric, as manufacturability is also a concern for future devices. A detailed comparison of major processing steps was completed for each device. Steps needed by all devices, such as isolation, were not included.

Fabrication cost is a related metric. Moore’s law can also be a considered an economic motivation, as devices have not only increased performance at smaller sizes, but also cost less per device to manufacture. Each fabrication step was evaluated and assigned a value, depending on projected manufacturing cost. These values were totaled and used as the normalized fabrication cost per wafer. For devices that require a p-type Germanium MOSFET for p-type operation, these costs were also included.

Finally, the last metric is area scaling. To determine area scaling, design rules scaled to 2018 ITRS projections were assumed (design rules were taken from [183]). These design rules were then used for each device to determine both the size of a standard 6T SRAM cell (Figure 2.3) as well as a 2-input NAND gate. These areas were added to form the area metric, as both memory and logic elements will be necessary in a circuit design.

2.6 Benchmarking Results

Benchmarking figures and tables (Figures 2.1-2.3, Table 2.1) illustrate the various tradeoffs associated with each technology using the metrics defined in section 2.5.

![Figure 2.1: Benchmarking normalized current and energy. Devices in the bottom right have excellent $I_{ON}/I_{OFF}$ ratios. Devices with small bubbles have lower energy per switching event. Red dots indicate ITRS targets. $V_{SUPPLY}$ is 0.6 V when possible.](image-url)
<table>
<thead>
<tr>
<th></th>
<th>Polarity</th>
<th>$I_{OFF}$ [nA/µm]</th>
<th>$I_{ON}$ [mA/µm]</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>ITRS 2018 HP</td>
<td>N/P</td>
<td>100</td>
<td>1.85</td>
<td>[3]</td>
</tr>
<tr>
<td>ITRS 2018 LOP</td>
<td>N/P</td>
<td>5</td>
<td>0.792</td>
<td>[3]</td>
</tr>
<tr>
<td>ITRS 2018 LSTP</td>
<td>N/P</td>
<td>0.01</td>
<td>0.643</td>
<td>[3]</td>
</tr>
<tr>
<td>HEMT</td>
<td>N/Ge-P*</td>
<td>100</td>
<td>0.5</td>
<td>[184]</td>
</tr>
<tr>
<td>GaN</td>
<td>N/Ge-P*</td>
<td>100</td>
<td>0.25</td>
<td>[37]</td>
</tr>
<tr>
<td>Fe-Gate</td>
<td>N/P</td>
<td>0.001</td>
<td>0.002</td>
<td>[42]</td>
</tr>
<tr>
<td>ECD</td>
<td>N/P</td>
<td>0.4</td>
<td>0.01</td>
<td>[185]</td>
</tr>
<tr>
<td>IMOS</td>
<td>N/P</td>
<td>100</td>
<td>1</td>
<td>[63]</td>
</tr>
<tr>
<td>TFET Simulation</td>
<td>N/P**</td>
<td>0.001</td>
<td>0.2</td>
<td>[85]</td>
</tr>
<tr>
<td>TFET Experiment</td>
<td>N/P**</td>
<td>0.1</td>
<td>0.005</td>
<td>[186]</td>
</tr>
<tr>
<td>UTB</td>
<td>N/P</td>
<td>100</td>
<td>1</td>
<td>[187]</td>
</tr>
<tr>
<td>Tri-Gate</td>
<td>N/P</td>
<td>100</td>
<td>1.2</td>
<td>[109]</td>
</tr>
<tr>
<td>Stacked NW</td>
<td>N/P</td>
<td>0.42</td>
<td>2.546</td>
<td>[115]</td>
</tr>
<tr>
<td>DSS</td>
<td>N/P</td>
<td>100</td>
<td>1.2</td>
<td>[135]</td>
</tr>
<tr>
<td>JAM</td>
<td>N/P</td>
<td>0.0002</td>
<td>0.02</td>
<td>[142]</td>
</tr>
<tr>
<td>Relay</td>
<td>N/P</td>
<td>0.00001</td>
<td>0.037</td>
<td>[161]</td>
</tr>
<tr>
<td>Thin Film</td>
<td>N/P</td>
<td>0.01</td>
<td>0.055</td>
<td>[174]</td>
</tr>
</tbody>
</table>

* A p-type Germanium FET was used in energy simulations.
** P-type TFETs have been fabricated, but require a different structure than n-type TFETs.

Table 2.1: Normalized $I_{OFF}$ and $I_{ON}$ with references for each class of device.

Looking first at the $I_{ON}/I_{OFF}$ current ratios in Figure 2.1, high $I_{ON}$ is necessary not only for intrinsic delay, but also to drive metal lines in integrated circuits. Low $I_{OFF}$ and large $I_{ON}/I_{OFF}$ ratios are needed for low power operation. HEMT and GaN devices both have some difficulty matching modern Si drive currents at low voltages. Ferroelectric gate devices also have low current, although they can have very low $I_{OFF}$. ECD devices with the highest $I_{ON}/I_{OFF}$ ratios generally have significantly lower drive current. IMOS has been fabricated with higher drive current, close to modern devices. Simulated TFETs come close to ITRS Low Standby Power specifications, but still need more drive current. Most UTB devices have relatively close $I_{ON}$ to the planar specifications in ITRS. Compared to the ITRS High Performance specifications, Tri-gate and Stacked nanowires come close to meeting the $I_{ON}/I_{OFF}$ target. DSS MOSFETs also come close with optimistic Schottky Barrier Heights. JAM devices have had limited drive current demonstrated thus far. Relays have very low off current, but currently on a per µm scale have low drive current. Finally, thin film devices also have poor drive current.
Considering the complexity metrics in Figure 2.2, ideally the complexity and cost of devices would be equivalent or lower than current planar technology. As illustrated in Figure 2.2, many of the technologies that are less optimized such as IMOS, TFET, ECD, and JAM, show reduced complexity and costs compared to planar, largely because they do not incorporate technology enhancements (such as strain). Relays and nanowires could likely be less expensive, as they may not require expensive substrates. Modifications to standard planar technology, such as MSD, Fe-Gate, and Thin Film, bring costs and complexity similar to planar devices. Tri-Gate and Ultra Thin Body are slightly more costly than planar. In the case of Tri-gate this is due to more complex fabrication for the non-planar process, while in the case of Ultra Thin Body there is less complexity but higher cost for the FDSOI wafers. HEMTs and GaN devices, which use expensive III-V wafers or III-V epitaxy, are significantly more expensive than planar devices.
HEMT SRAM layout. The large gate lengths and source/drain to gate distances make scaling difficult.

Electrochemical devices can incorporate a memory element in one device. Note that these memory elements in present research may be much slower than current SRAM technology.

Impact Ionization FET SRAM layout. The 50 nm gate length limitation and gate/drain underlap impact the scalability of this device.

Ferroelectric-Gate FET SRAM layout. The gate length limitation to keep a low subthreshold swing impact the SRAM cell’s ultimate scalability.

GaN SRAM layout. Similarly to the HEMT, the source/drain to gate distances make scaling this SRAM cell challenging.

Thin film devices can incorporate several layers of devices in a smaller layout area.
Traditional Planar MOSFET SRAM layout. Gate length scaling is limited to 14 nm, limiting how small the SRAM cell area can be made.

Ultra Thin Body MOSFET SRAM layout. Similarly to the Planar device, UTB gate lengths are limited to greater than 10.6 nm.

Tri-gate MOSFET has superior scalability in SRAM, although fin quantization and the associated fin pitch spacing should be considered.

Stacked Nanowires have high drive current, but experience width quantization.

Metal Source Drain devices require double gate to scale well, leading to a similar fin quantization scaling issue.

Junctionless Accumulation Mode devices may also experience quantization issues.

Relays can implement a memory element in one device.

Tunnel FETs may require an additional transistor to facilitate SRAM operation, as in the 7T design.

Legend:
- Gate
- N-type device
- P-type device
- Metal
- Contact

Tunnel FET 7T SRAM cell schematic separates read and write functions.

Figure 2.3: SRAM cell layouts for the 14 different device technologies benchmarked. Cell layouts are not comparable to scale (i.e. individual width to length ratios are accurate, but each device is scaled to fit in the same space). Design rules were taken from [183], scaled from the 22 nm node.
Cell area is also illustrated in Figure 2.3. Several devices are projected to scale more poorly due to larger spacers, such as in IMOS, HEMT, and GaN devices. A few devices simply are not projected to be able to continue scaling, such as IMOS, Ferroelectric gate, UTB, and planar CMOS. Relays show respectable scaling down to the 65 nm node, but contact pitch between devices may still be larger, since the minimum feature size and material properties limit how small serpentine springs or cantilever beams can be produced. Devices using multiple gates, such as Tri-gate, must account for fin pitch when designing cell layouts.

2.7 Conclusions

There are many options to continue CMOS scaling. Each has its own tradeoffs. Many are still in the research stage, but hold promise if solutions can be found to some of their drawbacks. In all of these devices, it is important to keep in mind that research should not aim for a fixed target; the point where a technology will replace standard CMOS will be a future technology node, and must be a viable solution for at least one technology node past that to justify the switching costs. Further fundamental (mostly in the case of materials) and engineering research must continue to sustain the inexorable scaling of switching devices.

2.8 References


13. Kim, T.-W., Kim, D.-H., & del Alamo, J. A. “30 nm In$_{0.7}$Ga$_{0.3}$As Inverted-Type HEMTs with reduced gate leakage current for logic applications.” *Electron Devices Meeting (IEDM), 2009 IEEE International*, 1 -4 (2009).


20. del Alamo, J. A. “Nanometre-scale electronics with III-V compound
61. Abelein, U., Born, M., Bhuwalka, K. K., Schindler, M., Schlosser, M., Sulima, T., &


111. Mathew, L., Du, Y., Thean, A. V.-Y., Sadd, M., Vandooren, A., Parker, C.,


technology with the smallest $S^3$ (stacked single-crystal Si) cell, 0.16um$^2$, and SSTFT (stacked single-crystal thin film transistor) for ultra high density SRAM.” *VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on*, 228 - 229 (2004).


Chapter 3

Germanium Source Tunnel Field Effect Transistors: Simulation, Calibration, and Design Optimization

3.1 Introduction
3.2 Band-to-Band Tunneling
   3.2.1 Tunneling Theory
3.3 Simulation Methods
   3.3.1 MEDICI
   3.3.2 Sentaurus Local Tunneling
   3.3.3 Sentaurus Nonlocal Tunneling
3.4 Sentaurus Dynamic Nonlocal Tunneling Model
3.5 Initial Calibration to Experimental Data
3.6 Design Optimization
3.7 Advanced Calibration
3.8 Advanced Design Optimization
3.9 Conclusions
3.10 References
3.1 Introduction

As discussed in Chapter 2, Tunnel Field-Effect Transistors (TFETs) are a potential CMOS replacement or complement in future technology nodes. TFETs have been investigated for ultra-low-power applications because they can in principle achieve a higher on/off current ratio ($I_{ON}/I_{OFF}$) than MOSFETs at low operating voltages [1]. They are able to achieve less than 60 mV/decade operation due to their different carrier transport; instead of the high energy tail of electrons passing over a barrier, electrons tunnel through a barrier. This effect has been demonstrated in numerous experimental devices.

N-channel TFETs with record high $I_{ON}/I_{OFF}$ (>10⁶) for low-voltage (0.5V) operation have been demonstrated by using polycrystalline Germanium (poly-Ge) in the source region to achieve a small effective tunneling band gap [2]. The Ge-source TFET design is attractive because it can be relatively easily integrated into a conventional CMOS process by adapting process techniques currently used in high-volume production for embedded Si$_{1-x}$Ge$_x$ source/drain stressors [3]. The heterostructure design (i.e. using a small band gap material only in the source region) provides for low off-state leakage current, in contrast to a pure Ge TFET design [4-9].

TFETs typically have been designed and simulated for lateral tunneling across the source-channel interface [5]. This has been referred to as “point tunneling” [10]. A heavily doped source with a steep doping profile is needed to maximize $I_{ON}/I_{OFF}$ for this design [11-14], which inherently has a relatively small tunneling area and hence low $I_{ON}$. If the gate overlaps the source, and the source is not very heavily doped, tunneling can occur completely within the source. This has been referred to as “line tunneling” and it can provide for higher drive current due to increased tunneling area [10].

To adequately study TFETs, proper simulation software is necessary to understand the complex interplay of geometrical and electrical factors in influencing such performance metrics as subthreshold slope, on-state drive current, gate capacitance, and leakage current. Over time, simulation software has improved from local band-to-band tunneling models, which predict where tunneling occurs based on simple electric field magnitude, to complex dynamic nonlocal models, which take into account band structure and electric field direction to determine all locations where tunneling will occur. This work presents the first application of a dynamic nonlocal band-to-band tunneling model calibrated to a Germanium source Si TFET design.

Initially, the tunneling parameters must be calibrated to an experimental device, in this case a polycrystalline Germanium source n-TFET design [2]. An initial study of the design optimization for this device is first performed. Then, an advanced study, which takes into account Fermi statistics and quantization, appropriate for a highly doped source on an Ultra Thin Body Silicon-On-Insulator wafer, is performed, with a focus on source design optimization. Specifically, the impacts of the gate-to-source
overlap ($\text{OVERLAP}$), Ge-source thickness ($T_{\text{GE}}$), and source dopant concentration ($N_{\text{SOURCE}}$) are investigated.

## 3.2  Band-to-Band Tunneling

Tunneling is a quantum mechanical process where electrons move through potential energy barriers. Band-to-band tunneling is the effect when electrons travel from the valence band to the conduction band (or vice versa) through the forbidden energy band gap. Understanding the nature of this band-to-band tunneling is important for understanding the approximations made in various simulation models. This understanding is also useful when optimizing design parameters of TFETs for maximum performance.

### 3.2.1  Tunneling Theory

Quantum mechanical tunneling occurs due to a non-zero probability for transition through a barrier. To adequately model tunneling, this probability must be found and multiplied by the number of electrons in a given volume of space to find the net tunneling rate of electrons.

Kane is well known for having derived one of the first expressions for tunneling probability as it relates to band-to-band tunneling (known as Zener tunneling in the literature of this time period) [15]. It should be noted that Keldysh derived the same integral for the tunneling probability one year earlier [16], but it is understood that Kane’s derivation is simpler while being more rigorous.

Kane used a time-independent Schrödinger equation in the presence of a uniform electric field. He represents the basis function using Bloch functions and used perturbation theory to evaluate the tunneling probability. Kane’s derivation is quite complex, but results in an equation for tunneling per cm$^3$, as demonstrated in Equation 3.1.

$$
G_{\text{BTBT}} = \frac{E^2 m^* \langle \frac{\partial}{\partial z} \rangle}{18 \pi h^2 E_G^2} \exp \left\{ -\pi m^* \langle \frac{\partial}{\partial z} \rangle E_G^2 \right\} \exp \left\{ -\pi \frac{\langle \frac{\partial}{\partial z} \rangle}{E} \right\} \tag{3.1}
$$

In this equation, $E$ represents the (uniform) electric field strength, $m^*$ represents the effective mass (reduced mass in Kane’s nomenclature), and $E_G$ is the bandgap energy. Commonly, this equation is reduced to the following to allow for a two variable calibration to experimental data, as shown in Equation 3.2.

$$
G_{\text{BTBT}} = A E^2 \exp \left\{ -\frac{B}{E} \right\} \tag{3.2}
$$

Keldysh showed that this equation was only relevant for direct tunneling (without assistance from a phonon), and that a slightly modified version is necessary to
account for the phonon’s effects in indirect tunneling [17]. Equation 3.3 shows this modified form.

\[ G_{BTBT} = A E^{2.5} \exp\left\{ \frac{-B}{E} \right\} \]  

(3.3)

In both cases, the A parameter is the linear parameter, and the B parameter is the exponential parameter, allowing relatively straightforward calibration.

3.3 Simulation Methods

TCAD simulation tools allow for calibration of models to experimental data, optimization of device designs, and variability analysis of designs. The Synopsys line of TCAD device simulators models Band-to-Band tunneling current as Generation/Recombination rates. For each mesh point, the simulator calculates the probability of tunneling using a variation of Kane or Keldysh’s equation as well as an analysis of the band structure at that mesh point. This analysis of the band structure differs for the different models and makes a large impact on both the quantity and location of predicted tunneling current.

3.3.1 MEDICI

MEDICI is a one and two-dimensional simulator created by Synopsys, Inc. [18]. It contains a band-to-band tunneling model based on Kane’s equation, as shown in Equation 3.4 and 3.5.

\[ G_{BTBT} = \frac{D_{TUNNEL}^{BTBT} E^{C_{BTBT}}}{E_G^{1.5}} \exp\left\{ \frac{-B_{BTBT} E_G^{1.5}}{E} \right\} \]  

(3.4)

where:

\[ D_{TUNNEL} = \frac{1}{1 + \exp\left( \frac{E_{V_1} - E_{Fp,1}}{kT} \right)} - \frac{1}{1 + \exp\left( \frac{E_{C,2} - E_{Fp,2}}{kT} \right)} \]  

(3.5)

Several modifications have been performed on Kane’s original formula. The bandgap of the semiconductor has been isolated from the A and B parameters, allowing for bandgap narrowing effects due to high doping to be considered without modifying the A and B parameters. In addition, the linear exponent can be changed to fit Keldysh’s model.

To determine where tunneling occurs, a search along the direction opposite to the electric field is performed. If there is an electric potential increase of \( E_G / q \) or greater, MEDICI will calculate the tunneling rate for that data point.

To calculate the electric field (E), MEDICI offers several options. The local field at each mesh point is the default option. The average field along the tunneling path is another option. A third option uses the average field for the pre-exponential electric field \( E^{C_{BTBT}} \), but a path integral for the electric field in the exponential term E.

Finally, \( D_{TUNNEL} \) is used to take into account the probability of having a filled
state to tunnel from and an empty state to tunnel to. This pre-exponential factor is used to reduce the tunneling rate at zero bias.

In general, the MEDICI model does not handle heterostructures well. The bandgap used is the bandgap for each mesh point. Thus, an electron tunneling from Germanium to Silicon will result in different probabilities at the beginning and end of the tunneling path. In addition, although a basic modification is allowed to use Keldysh’s model, a comprehensive indirect tunneling solution that incorporates phonon energies is not permitted.

3.3.2 Sentaurus Local Tunneling

Sentaurus Device can simulate one, two, and three-dimensional structures [19]. It contains several tunneling models, including both local and nonlocal models. The Schenk model is a basic phonon-assisted band-to-band tunneling model [20]. No nonlocal dependence is used, meaning that no search for a region where the conduction band equals the valence band is performed. Equation 3.6 shows the generation rate using the Schenk model.

\[
G_{BTBT} = AE^{3.5} \frac{(np-n_{eff}^2)}{(n+n_{eff})(p+n_{eff})} \left[ \left( \frac{E_C^2}{E} \right)^{1.5} \exp \left( \frac{-E_C^2}{E} \right) + \frac{(E_C^2)^{1.5} \exp \left( \frac{-E_C^2}{E} \right)}{1-\exp \left( \frac{h\omega}{kT} \right)} \right] \tag{3.6}
\]

The Hurkx model is similar to the MEDICI model, again without the basic nonlocal support present in the MEDICI model, as shown in Equation 3.7 and 3.8 [21].

\[
G_{BTBT} = DA \left( \frac{E}{V_{cm}} \right)^p \exp \left\{ \frac{-BE_G(T)^{1.5}}{(E_G(300K)^{1.5})E} \right\} \tag{3.7}
\]

where:

\[
D = \frac{(np-n_{eff}^2)}{(n+n_{eff})(p+n_{eff})} (1-|\alpha|) + \alpha \tag{3.8}
\]

The Hurkx model also does not take into account any nonlocal dependence. Its advantage over the basic MEDICI model is that it incorporates temperature dependence in calculating bandgap. Ideally, one could calibrate the model to a device tested at 300K and be able to simulate how the device would behave at other temperatures.

Finally, Sentaurus Device includes a very simple Kane formula for band-to-band tunneling. This formula does not incorporate the zero bias correction factor that is present in the other models. Equation 3.9 shows the simple model.

\[
G_{BTBT} = AE^p \exp \left\{ \frac{-B}{E} \right\} \tag{3.9}
\]

3.3.3 Sentaurus Nonlocal Tunneling

Tunneling probability (and thus, tunneling current as modeled as recombination...
and generation rates) is dependent on the band profile along the entire tunneling path, not just the endpoints. Sentaurus Device’s Nonlocal tunneling model allows a user to model this dependence by creating a special nonlocal mesh that is overlaid on top of the existing mesh with a specific length and angle. As such, it requires that a user predetermine the angle of tunneling. The generation rate is then modeled as shown in Equation 3.10, in this case for the generation of holes in the valence band.

\[
R_V - G_V = \frac{A_C V}{2kq} \theta \left[ \epsilon - E_V(u), \frac{dE_V}{du}(u) \right] \theta \left[ \epsilon - E_C(l), \frac{dE_C}{dl}(l) \right] \Gamma_V(u, l, \epsilon)[T_p(u) + T_n(l)] \left[ \left( 1 + \exp \left( \frac{\epsilon - E_{F,p}(u)}{kT_p(u)} \right) \right)^{-1} - \left( 1 + \exp \left( \frac{\epsilon - E_{F,n}(l)}{kT_n(l)} \right) \right)^{-1} \right]
\]

(3.10)

### 3.4 Sentaurus Dynamic Nonlocal Tunneling Model

A nonlocal band-to-band tunneling model applicable to arbitrary tunneling barriers involving nonuniform electric field and abrupt/graded heterojunctions recently has been developed [19]. Tunneling paths are dynamically determined according to the gradient of the band energy. The model accounts for the direct and phonon-assisted tunneling processes, which exactly reduces to the Kane’s and Keldysh’s model [15],[17] in the uniform electric field limit. Equation 3.11 shows the recombination rate for direct tunneling of holes, which is similar to the traditional Nonlocal Tunneling model.

\[
R_V = |\nabla E_V(0)| C_d \exp \left( -2 \int_0^l kdx \right) \left[ \left( 1 + \exp \left( \frac{\epsilon - E_{F,n}(l)}{kT(l)} \right) \right)^{-1} - \left( 1 + \exp \left( \frac{\epsilon - E_{F,p}(0)}{kT(0)} \right) \right)^{-1} \right]
\]

(3.11)

### 3.5 Initial Calibration to Experimental Data

![Figure 3.1: Schematic cross-sectional view of Germanium-source tunneling transistor.](image_url)
A recently reported germanium-source TFET [2] was used to validate this model, schematically shown in Figure 3.1. A and B coefficients for Germanium of $1.46 \times 10^{17}$ cm$^{-3}$s$^{-1}$ and $3.59 \times 10^6$ V/cm respectively were used. To fit the experimental data accurately, several models and parameters were enabled and adjusted. $N_{\text{SOURCE}}$ was selected to be in the low $10^{18}$ cm$^{-3}$ range, consistent with sheet resistance and Hall measurements of a Ge film formed using the same deposition process conditions as for the TFET source region in [2]. A low-temperature deposition at 425 °C is used to selectively deposit the doped Ge source, resulting in an abrupt source doping profile [2]. Interface fixed charge ($Q_F$) exists at the Ge-SiO$_2$ gate-dielectric interface of this device due to the isotropic dry etch process used to undercut the gate stack prior to Ge deposition. To accurately reproduce the small kink in the measured $I_D-V_{GS}$ curve, traps (with areal density $N_T$) were placed along the Ge-Si interface. Table 3.1 shows the relevant geometrical and electrical parameter values used to match the model to the experimental data. The measured and simulated $I_D-V_{GS}$ characteristics for a long channel (5 µm) TFET are plotted in Figure 3.2.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Geometrical Value</th>
<th>Electrical Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_G$</td>
<td>5 µm</td>
<td>$\phi_M$</td>
</tr>
<tr>
<td>$T_{\text{OX OVER CHANNEL}}$</td>
<td>3 nm</td>
<td>$Q_F$</td>
</tr>
<tr>
<td>$T_{\text{OX OVER SOURCE}}$</td>
<td>2 nm</td>
<td>$N_{\text{Channel}}$</td>
</tr>
<tr>
<td>$T_{\text{BOX}}$</td>
<td>200 nm</td>
<td>$N_{\text{Source}}$</td>
</tr>
<tr>
<td>$T_{\text{Si}}$</td>
<td>70 nm</td>
<td>$N_{\text{BulkTraps}}$</td>
</tr>
<tr>
<td>$T_{\text{Ge}}$</td>
<td>21 nm</td>
<td>$N_{\text{IntTraps}}$</td>
</tr>
<tr>
<td>Ge/Si Interface</td>
<td>Sloped</td>
<td>$E_{\text{Traps}}$</td>
</tr>
<tr>
<td>$L_{\text{Sp}}$</td>
<td>8 nm</td>
<td>$E_{V,\text{Ge}} + 0.1$ eV</td>
</tr>
<tr>
<td>$L_{\text{Overlap}}$</td>
<td>18 nm</td>
<td></td>
</tr>
</tbody>
</table>

Table 3.1: TFET device parameters for initial model calibration to experimental data.

Figure 3.2: Measured experimental and simulated $I_{DS}-V_{GS}$ data.
3.6 Design Optimization

Table 3.2: Default TFET device parameters for initial design optimization study.

<table>
<thead>
<tr>
<th>Geometrical Value</th>
<th>Electrical Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( L_G ) 5 ( \mu )m</td>
<td>( \phi_M ) 3.9 eV</td>
</tr>
<tr>
<td>( T_{\text{OX OVER CHANNEL}} ) 3 nm</td>
<td>( Q_F ) 6.5 x 10^{12} \text{ cm}^{-2}</td>
</tr>
<tr>
<td>( T_{\text{OX OVER SOURCE}} ) 2 nm</td>
<td>( N_{\text{Channel}} ) 10^{15} \text{ cm}^{-3}</td>
</tr>
<tr>
<td>( T_{\text{BOX}} ) 200 nm</td>
<td>( N_{\text{Source}} ) 10^{19} \text{ cm}^{-3}</td>
</tr>
<tr>
<td>( T_{\text{Si}} ) 70 nm</td>
<td>( N_{\text{BulkTraps}} ) 0 \text{ cm}^{-3}</td>
</tr>
<tr>
<td>( T_{\text{Ge}} ) 21 nm</td>
<td>( N_{\text{IntTraps}} ) 0 \text{ cm}^{-2}</td>
</tr>
<tr>
<td>Ge/Si Interface Vertical</td>
<td>( E_{\text{Traps}} ) ( E_{V_{\text{Ge}}} + 0.1 \text{ eV} )</td>
</tr>
<tr>
<td>( L_{\text{Sp}} ) 8 nm</td>
<td></td>
</tr>
<tr>
<td>( L_{\text{Overlap}} ) 18 nm</td>
<td></td>
</tr>
</tbody>
</table>

Table 3.2 shows the default parameter values used for the optimization study. Since on-state tunneling occurs primarily within the source region for this TFET design, it is critical to optimize the source parameters in order to achieve maximum performance. Figure 3.3a shows that the source doping concentration \( N_{\text{SOURCE}} \) dramatically affects performance, and that an optimal value (~1 x 10^{19} \text{ cm}^{-3}) exists. From Figure 3.3b, which shows normalized-\( I_D \) vs. \( V_D \) characteristics for \( V_G-V_T \equiv V_{GT} = 0.5 \text{ V} \) (where \( V_T \) is the tunneling turn-on voltage), it can be seen that the linearity of the \( I_D-V_{DS} \) characteristic at low \( V_{DS} \) improves with \( N_{\text{SOURCE}} \).
Figure 3.4: Energy band diagrams at the Source-Channel region for source doping \( N_{\text{SOURCE}} \) of (a) 10\(^{18} \) and (b) 10\(^{19} \) cm\(^{-3} \).

Figure 3.5: Carrier tunneling at Source–Channel interface in a device with source doping \( N_{\text{SOURCE}} \) of (a) 10\(^{18} \) and (b) 10\(^{19} \) cm\(^{-3} \). Left and right figures show tunneling through valence and conduction band edges, respectively. In (a), note that the tunneling is mostly lateral. In (b), note that the tunneling is more vertical with a lateral component still present.

This can be understood by examining the energy-band diagrams in Figures 3.4a and 3.4b for \( N_{\text{SOURCE}} = 10^{18} \) cm\(^{-3} \) and \( N_{\text{SOURCE}} = 10^{19} \) cm\(^{-3} \), respectively: The amount of overlap between valence-band states and conduction-band states at very low \( V_{DS} \) is significant for the case of higher \( N_{\text{SOURCE}} \), so that \( V_{DS} \) does not “gate” the tunneling process. Band-to-band tunneling generation contour plots in Figures 3.5a and 3.5b show that tunneling occurs mostly laterally in the case of lower \( N_{\text{SOURCE}} \), but mostly vertically in the case of higher \( N_{\text{SOURCE}} \).
A raised source TFET cross-sectional schematic is shown in Figure 3.6a. The effect of a raised source region is shown in Figure 3.6b. A raised source structure is effective for increasing $I_{ON}$, more so at lower doping levels. This structure utilizes a raised but not elevated source. An elevated raised source has been shown to improve performance more dramatically [22].

Figure 3.7 shows the impact of gate-to-source overlap. For the vertical tunneling design, a larger overlap increases the tunneling area and hence increases $I_{ON}$. 

Figure 3.6: (a) Schematic cross-sectional view of Germanium-source tunneling transistor with a raised source. (b) Simulated $I_D$-$V_{GS}$ data for a raised source versus planar source. $I_D$ increases with raised source, particularly at lower $N_{SOURCE}$.
Figure 3.8: Simulated $I_{DS}$-$V_{GS}$ data for varying $Q_F$ interface charge in cm$^{-2}$.

Figure 3.8 shows the impact of fixed charge at the Ge-SiO$_2$ gate dielectric interface. Increasing $Q_F$ shifts $V_T$ negatively and increases $I_{DS}$ for a given $V_{GT}$.

Figure 3.9: Simulated $I_{DS}$-$V_{GS}$ data for varying $T_{OX}$ over the Germanium source.

Figure 3.9 shows that scaling of the gate-oxide thickness over the source region is effective for improving $I_{ON}$, particularly in vertical tunneling devices.
Figure 3.10: An optimized device with $I_{\text{ON}}/I_{\text{OFF}}$ of $10^7$ and $I_{\text{ON}}$ of over $10^{-5}$ A/$\mu$m at $V_{\text{GT}} = V_{\text{DS}} = 0.5$ V. $I_D$-$V_{\text{GS}}$ and $I_D$-$V_{\text{DS}}$ curves shown in (a) and (b) respectively.

The simulated I-V characteristics of an optimized Ge-source TFET are shown in Figure 3.10. $I_{\text{ON}}/I_{\text{OFF}}$ exceeds $10^7$ with $I_{\text{ON}} > 10$ $\mu$A/$\mu$m.

### 3.7 Advanced Calibration

Following the initial calibration, several models were adjusted in the simulation. First, although the initial experimental device had a source doping concentration in the $10^{18}$ cm$^{-3}$ range, the optimized device has a doping concentration in the $10^{19}$ cm$^{-3}$, necessitating the use of Fermi statistics. In addition, a study of reduced body thickness on SOI led to the use of the Density Gradient Model for quantization versus the previous use of the Modified Local Density Approximation (MLDA) model. The calibration was then performed again with these new models in place.
In calibrating the tunneling model, several device design parameters were adjusted. In each of the figures in this section, the device design parameters are as indicated in the inset of Figure 3.11a, unless otherwise noted. Figure 3.11a shows the simulated and measured experimental data are well calibrated. Figure 3.11b shows a cross-sectional schematic of the device simulated.

Fig. 3.12a shows that the TFET $I_D-V_{GS}$ characteristic is very sensitive to $N_{SOURCE}$. Fig. 3.12b shows the impact of oxide fixed charge density, which was adjusted to fit the experimental data. Subthreshold swing and turn-on voltage each decrease with
increasing $Q_F$. This is because positive fixed charge increases the transverse electric field and thereby enhances band-to-band tunneling within the source region for a given gate overdrive. In contrast, for TFETs designed for lateral tunneling (i.e. TFETs which have a very heavily doped source region), oxide fixed charge decreases source-to-channel tunneling [23].

The impacts of two geometrical design parameters, $L_{OVERLAP}$ and $T_{GE}$, are shown in Fig. 3.13. The primary effect of $L_{OVERLAP}$ is a shift in the device turn-on voltage. Increased $T_{GE}$ is beneficial for improved performance, because it allows for a more vertical (orthogonal to the gate oxide/channel interface) tunneling across a shorter distance and over a larger area. The fit to measured data (21:10 vertical:lateral source dimension ratio) matches well with the experimentally observed 2:1 vertical:lateral etch-rate ratio for the etch process that was used to recess the silicon in the source region prior to selective deposition of Ge [2].
Figure 3.14: (a) Simulated $I_D-V_{GS}$ characteristics for various Ge $A$-parameter values (cm$^3$s$^{-1}$). (b) Simulated $I_D-V_{GS}$ characteristics for various Ge $B$-parameter values (V/cm). Other device parameters are as indicated in Figure 3.11a and $V_{DS} = 0.5$ V. Measured data are shown with symbols, for reference. The starting parameter values derived using LEPM [14] are $A_{Ge} = 9.11 \times 10^{16}$ cm$^{-3}$s$^{-1}$ and $B_{Ge} = 4.883 \times 10^6$ V/cm.

The values of the pre-exponential and exponential terms ($A$ and $B$ respectively) of the Keldysh model were also fitted to the measured data. The default values for Si and Ge, based on previous work using a local empirical pseudo-potential model (LEPM) [24], were used as a starting point. Modification of the $A$ and $B$ parameters for Si was found to have little effect on device performance. This is not surprising, since band-to-band tunneling occurs primarily within the Ge source region if it is not very heavily doped. The best-fit $A$ and $B$ values for Ge were found to be substantially different from the default values, as shown in Fig. 3.14. This is likely due to the fact that the Ge source is polycrystalline in the fabricated TFET. Polycrystalline Ge is known to have defect-related trap states that are energetically located approximately 0.1 eV above the valance band; these serve to effectively reduce the energy bandgap [25].

### 3.8 Advanced Design Optimization

<table>
<thead>
<tr>
<th>Geometrical</th>
<th>Value</th>
<th>Electrical</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_G$</td>
<td>30 nm</td>
<td>$\phi_m$</td>
<td>4.05 eV</td>
</tr>
<tr>
<td>$T_{OX}$</td>
<td>1 nm</td>
<td>$Q_s$</td>
<td>$0 - 6.5 \times 10^{12}$ cm$^{-2}$</td>
</tr>
<tr>
<td>$T_{BODY}$</td>
<td>50 nm</td>
<td>$N_{BODY}$</td>
<td>$10^9$ cm$^{-3}$</td>
</tr>
<tr>
<td>$T_{GE}$</td>
<td>10 - 20 nm</td>
<td>$N_{SRC}$</td>
<td>$10^{15}$, $10^{16}$ cm$^{-3}$</td>
</tr>
<tr>
<td>$L_S$</td>
<td>16.5 nm</td>
<td>$A_{Ge}$</td>
<td>$1.00 \times 10^{17}$ cm$^{-3}$s$^{-1}$</td>
</tr>
<tr>
<td>$L_{OVERLAP}$</td>
<td>-2.5 - 10 nm</td>
<td>$B_{Ge}$</td>
<td>$2.50 \times 10^6$ Vcm$^{-1}$</td>
</tr>
</tbody>
</table>

Table 3.3: TFET design optimization parameters

Table 3.3 lists the parameter values used for the source design optimization study in this section. The gate length ($L_G$) and equivalent gate oxide thickness ($T_{OX}$)
were selected to be 30 nm and 1 nm, respectively, to be relevant for modern CMOS technology. The gate oxide is assumed to be HfO$_2$ ($\kappa$=23.4), with a physical thickness of 6 nm. Therefore, gate leakage is assumed to be negligible [26]. The thickness ($T_{\text{BODY}}$) and p-type dopant concentration ($N_{\text{BODY}}$) of the Si body were selected to be 50 nm and $10^{18}$ cm$^{-3}$, respectively, based on a previous body design optimization study [27]. For simplicity, the Si drain is assumed to be uniformly n-type doped ($10^{20}$ cm$^{-3}$) and perfectly aligned to the edge of the gate electrode to avoid off-state gate-induced drain leakage. The source doping profile is assumed to be abrupt, since the in-situ boron doped poly-Ge is selectively deposited by a low-temperature (425°C) process [2]. A low operating voltage of 0.25 V, appropriate for ultra-low-power applications, is assumed.

The gate voltage corresponding to a drain current ($I_D$) equal to the off-state leakage current ($I_{\text{OFF}}$) level of 1 pA/µm for $V_{DS} = 0.25$ V is defined to be the off voltage, $V_{\text{OFF}}$. $I_{\text{ON}}$ is defined to be the drain current at $V_G - V_{\text{OFF}} = 0.25$ V, for $V_{DS} = 0.25$ V. Figure 3.15 shows how $I_{\text{ON}}/I_{\text{OFF}}$ depends on $L_{\text{OVERLAP}}$ and $T_{\text{GE}}$, for different values of $N_{\text{SOURCE}}$. For very high $N_{\text{SOURCE}}$ ($10^{20}$ cm$^{-3}$), $I_{\text{ON}}/I_{\text{OFF}}$ is rather low (< $7 \times 10^{3}$) and is relatively insensitive to $L_{\text{OVERLAP}}$ and $T_{\text{GE}}$. For moderate $N_{\text{SOURCE}}$ ($10^{19}$ cm$^{-3}$), $I_{\text{ON}}/I_{\text{OFF}}$ is somewhat sensitive to $L_{\text{OVERLAP}}$ and relatively insensitive to $T_{\text{GE}}$; optimal performance ($I_{\text{ON}}/I_{\text{OFF}}$ close to $10^6$) is attained with $L_{\text{OVERLAP}} = 7.5$ nm and $T_{\text{GE}} = 20$ nm. For low $N_{\text{SOURCE}}$ ($10^{18}$ cm$^{-3}$), $I_{\text{ON}}/I_{\text{OFF}}$ is sensitive to $L_{\text{OVERLAP}}$ and $T_{\text{GE}}$ if $Q_f = 0$, and it cannot match that which is achievable with $N_{\text{SOURCE}} = 10^{19}$ cm$^{-3}$.

Figure 3.15: Simulated on/off current ratio as a function of gate-to-source overlap, for various Ge-source thickness values. $I_{\text{OFF}} = 1$ pA/mm and $V_{DD} = 0.25$V. (a) $N_{\text{SOURCE}} = 10^{20}$ cm$^{-3}$ (b) $N_{\text{SRC}} = 10^{19}$ cm$^{-3}$, (c) $10^{18}$ cm$^{-3}$. Closed symbols with solid lines are for no fixed charge at the Ge/oxide interface; open symbols with dashed lines are for $Q_F = 5 \times 10^{12}$ q/cm$^2$. For simplicity, the impact of $Q_F > 0$ is shown only for the source thickness that yields the highest $I_{\text{ON}}/I_{\text{OFF}}$. 
Figure 3.16: (a) Simulated $I_D-V_{GS}$ for $V_{DS} = 0.25 \, \text{V}$, for the optimal source design for various $N_{SRC}$ values. (b) Corresponding $I_D-V_{DS}$ for $V_{G}-V_{OFF}= 0.25 \, \text{V}$.

Figure 3.17: (a-c) Hole and electron tunneling contour plots at $V_{G}-V_{OFF} = V_{DS} = 0.25 \, \text{V}$ for $N_{SRC} = 10^{20}$, $10^{19}$, and $10^{18} \, \text{cm}^{-3}$. The arrows are added to indicate the primary direction of tunneling.
Figure 3.18: Simulated band diagrams along the (a) lateral and (b) vertical directions showing where tunneling occurs. Band diagrams were displayed for $V_{G}-V_{OFF} = V_{DS} = 0.25$ V.

To provide insight into the trends seen in Figure 3.15, simulated $I_{D}-V_{GS}$ and $I_{D}-V_{DS}$ characteristics, on-state tunneling contour plots, and band diagrams are shown in Figures 3.16, 3.17, and 3.18, respectively, for the optimal design (highest $I_{ON}/I_{OFF}$) for each value of $N_{SRC}$. For $N_{SRC} = 10^{20}$ cm$^{-3}$, the source is not significantly depleted and tunneling occurs laterally from the Ge source into the Si channel, within a narrow region near to the gate-oxide interface. Since tunneling is primarily dependent on the inversion of the Si channel region, device performance is relatively insensitive to source design parameters. The subthreshold swing is large (see Fig. 3.12a and Fig. 3.17a) since Si has a lower tunneling rate due to its larger band gap.

For $N_{SOURCE} = 10^{19}$ cm$^{-3}$, significant energy-band bending (i.e., a potential drop) exists within the Ge-source so that tunneling can occur entirely within the Ge. By increasing $T_{GE}$ to be larger than the depletion width (about 10 nm), tunneling within the Ge can occur in a more vertical direction, with a concomitant increase in the tunneling area. If tunneling occurs primarily vertically within the Ge (i.e., for $Q_{F} > 0$), larger $L_{OVERLAP}$ is also beneficial for increasing the tunneling area (hence $I_{ON}$).

For $N_{SOURCE} = 10^{18}$ cm$^{-3}$, the Ge-source region is more deeply depleted as compared to the higher $N_{SOURCE}$ cases. Because the tunneling distance (i.e., the width of the depletion region) is significantly larger, the tunneling probability is lower and hence $I_{ON}$ is lower, although the tunneling area is larger.
From Fig. 3.12b it can be seen that a positive fixed charge at the Ge-dielectric interface can improve $I_{ON}$. This is because it serves to increase the vertical component of the electric field in the Ge source region, which helps to invert the source and thereby increases the area over which tunneling occurs.

These results indicate that there is an optimal value of $N_{SOURCE} \sim 10^{19}$ cm$^{-3}$, for which $I_{ON}/I_{OFF}$ is maximized. This is in contrast to conventional Si homojunction and SiGe/Si heterojunction TFET designs, which have been shown by others to be optimized with very high source dopant concentration [11-14].

3.9 Conclusions

![Simulated $I_D-V_{GS}$ for $V_{DS} = 0.5$ V compared to the original experimental data, with turn-on voltages shifted to match.](image)

Figure 3.19: Simulated $I_D-V_{GS}$ for $V_{DS} = 0.5$ V compared to the original experimental data, with turn-on voltages shifted to match.

A new non-local band-to-band tunneling simulation package calibrated to experimental data is used to conduct a source design optimization study for an n-channel TFET structure with a planar Ge source region. The optimal Ge source doping concentration is $\sim 10^{19}$ cm$^{-3}$, and the Ge source should be at least 15 nm thick, to achieve $I_{ON}/I_{OFF} > 10^5$ for 0.25 V supply voltage with well-behaved output characteristics and tolerance for variability in $L_{OVERLAP}$ and $T_{GE}$. For this optimized design, tunneling occurs primarily within the Ge source, resulting in higher $I_{ON}/I_{OFF}$ and improved transfer and output characteristics in comparison with other TFET designs. An optimized Ge-source TFET can well exceed the $I_{ON}/I_{OFF}$ limit ($10^4$) of a MOSFET, so that it appears to be very promising for ultra-low-power applications. Figure 3.19 shows that compared to the experimental device [2], the optimized device has over one order of magnitude of increased on-state current.
3.10 References


Chapter 4

Ultimate Scalability of the Raised Germanium Source TFET Design

4.1 Introduction
4.2 Simulation Approach
   4.2.1 Device Structure
   4.2.2 Models Used
   4.2.3 Modeling Assumptions
4.3 Results and Discussion
   4.3.1 Impact of Source Length and Source Doping
   4.3.2 Impact of Gate Length Scaling
   4.3.3 Impact of Germanium Source Thickness and Vertical Offset
   4.3.4 Impact of Equivalent Oxide Thickness
   4.3.5 Impact of Body Thickness and Drain Parameters
   4.3.6 Impact of Source Contact Length
   4.3.7 Energy-Delay Comparison
4.4 Conclusions
4.5 References
4.1 Introduction

Tunnel field-effect transistors (TFETs) are of growing interest because of their potential energy-efficiency benefit for digital logic applications [1-3]. Various TFET designs have been shown theoretically and demonstrated experimentally to achieve sub-60 mV/dec subthreshold swing (S) at room temperature [4-7], which in principle allows them to achieve higher on/off current ratio ($I_{ON}/I_{OFF}$) than a MOSFET, for low operating voltage ($V_{DD}$). TFET designs can be broadly classified into two categories [8]: a “point tunneling” design, in which the source region is heavily doped and substantially aligned to the gate edge so that band-to-band tunneling (BTBT) in the on state occurs primarily from the source region to the channel region; and a “line tunneling” design, in which the source is moderately doped and substantially overlapped by the gate so that BTBT in the on state occurs primarily within the source region. Due to larger tunneling area, the line tunneling design provides for higher on-state drive current ($I_{ON}$) than the point tunneling design.

Since BTBT current increases exponentially with decreasing tunneling barrier height (i.e., the effective energy band-gap), the use of a small-band-gap material in the tunneling region can substantially boost TFET $I_{ON}$ [4,6,9]. Germanium (Ge) has a much smaller band-gap ($E_g = 0.66$ eV) than does silicon ($E_g = 1.12$ eV) and hence is advantageous as a tunneling material. Recently, a heterostructure TFET employing polycrystalline Ge (poly-Ge) in the moderately doped, gate-overlapped source region—a line tunneling design—was experimentally demonstrated with $I_{ON}/I_{OFF} \approx 3 \times 10^6$ and $I_{ON} \approx 1 \mu A/\mu m$, for 0.5 V operation [10]. Optimization of the planar Ge source dopant concentration and gate overlap distance is projected to yield $>10 \times$ improvement in $I_{ON}/I_{OFF}$, so that Ge/Si heterostructure TFET technology can potentially provide for $>10 \times$ lower energy consumption than MOSFET technology for digital logic circuits operating at clock frequencies up to $\sim 100$ MHz [11].

To be a compelling alternative switching device, the TFET should be at least as scalable as the MOSFET. The semiconductor industry technology roadmap projects that the minimum transistor gate length ($L_G$) will be less than 17 nm by the year 2015, and less than 8 nm by the year 2024 [12]. The impact of $L_G$ scaling on TFET performance has been studied by several groups to date [13-17]. More importantly, however, the transistor length including contacts must continue to scale, in order to sustain the historic pace of increase in transistor density according to Moore’s law [18]. For the planar line-tunneling TFET design, a reduction in the gate-to-source overlap with $L_G$ scaling results in decreased tunneling area and hence decreased $I_{ON}$, which is undesirable. By elevating the Ge source region, as illustrated in Fig. 1, large gate-to-source overlap can be maintained with $L_G$ scaling; also, this source design is projected to achieve higher $I_{ON}$ and lower intrinsic delay than a planar source design [11]. In this work, the ultimate scalability of the raised-Ge-source heterostructure TFET is studied via two-dimensional (2-D) device simulation. DC and AC device performance are
projected for an optimized design with dimensions relevant to the end of the CMOS technology roadmap.

4.2 Simulation Approach
4.2.1 Device Structure

Figure 4.1: Schematic cross-section of the raised poly-Ge-source n-channel TFET design studied in this work.

Figure 4.1 shows a schematic cross-section of the n-channel TFET design investigated in this work, with various geometrical design parameters labeled. Note that the device length includes contacts and is defined as \( L_{\text{SOURCE}} + 2 \times T_{\text{OX}} + L_{G} + L_{\text{DRAIN}} \), where \( L_{\text{SOURCE}} \) and \( L_{\text{DRAIN}} \) are the lengths of the source and drain regions, respectively, and \( T_{\text{OX}} \) is the physical thickness of the gate dielectric. This structure can be fabricated by selectively doping the drain region n-type by masked ion implantation, then selectively growing in the source region a moderately doped p-type epitaxial silicon layer (of thickness \( T_{\text{OFFSET}} \)) followed by a more heavily doped p-type Ge layer (of thickness \( T_{\text{GE}} \) and dopant concentration \( N_{\text{SOURCE}} \)). The dopant concentration is assumed to change abruptly at the Ge/Si interface, since Ge can be grown at relatively low temperature (<450°C).
Table 4.1: Optimized TFET Design Parameter Values.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$N_{\text{SOURCE}}$</td>
<td>$1.8 \times 10^{19} \text{cm}^{-3}$</td>
</tr>
<tr>
<td>$N_{\text{BODY}}$</td>
<td>$2.7 \times 10^{18} \text{cm}^{-3}$</td>
</tr>
<tr>
<td>$N_{\text{DRAIN}}$</td>
<td>$10^{20} \text{cm}^{-3}$</td>
</tr>
<tr>
<td>$L_{\text{SOURCE}}$</td>
<td>14 nm</td>
</tr>
<tr>
<td>$L_{\text{CONTACT}}$</td>
<td>11 nm</td>
</tr>
<tr>
<td>$T_{\text{GE}}$</td>
<td>50 nm</td>
</tr>
<tr>
<td>$T_{\text{OFFSET}}$</td>
<td>2.5 nm</td>
</tr>
<tr>
<td>$T_{\text{BOX}}$</td>
<td>4.7 nm</td>
</tr>
<tr>
<td>$T_{\text{BOX}}$</td>
<td>10 nm</td>
</tr>
<tr>
<td>EOT</td>
<td>0.5 nm</td>
</tr>
<tr>
<td>$L_{\text{C}}$</td>
<td>4 nm</td>
</tr>
<tr>
<td>$L_{\text{DRAIN}}$</td>
<td>5 nm</td>
</tr>
<tr>
<td>$L_{\text{DRAIN,OFFSET}}$</td>
<td>0 nm</td>
</tr>
</tbody>
</table>

The dopant concentrations in the source, body, and drain regions are co-optimized for peak performance with geometrical design parameter values based on ITRS projections for fully depleted silicon-on-insulator (FDSOI) MOSFETs [12]; the optimized (default) values are summarized in Table 4.1. The gate oxide (of physical thickness $T_{\text{OX}}$) is assumed to have a dielectric constant of 23.4, roughly corresponding to HfO$_2$. The buried oxide thickness ($T_{\text{BOX}}$) is 10 nm to reduce drain-to-source coupling [19]. For simplicity, the drain region is assumed to be perfectly aligned to the gate edge; an offset-drain design is not necessary to achieve low off-state BTBT leakage current for the raised-source TFET design, in contrast to a planar-source TFET design [20-25]. Also, the top of the gate is assumed to be coplanar with the source contact, as simulations showed that a vertical offset between the gate and source contact has minor impact on device performance.

4.2.2 Models Used

Simulations were performed using Synopsys Sentaurus Device. Tunneling was modeled with the non-local BTBT model with dynamically determined tunneling paths [26]. The tunneling model includes direct and phonon-assisted tunneling processes for the calculation of carrier generation rates, and reduces to Kane’s model [27] and Keldysh’s model [28] in the uniform-electric-field limit. The tunneling model parameters were calibrated using measured current–voltage characteristics for the planar-Ge-source TFET in [10]: $A = 10^{17} \text{ cm}^{-3}\text{S}^{-1}$ and $B = 2.5 \times 10^6 \text{ V-cm}^{-1}$.

Fermi statistics were assumed, and the doping dependence of Shockley-Read-Hall carrier recombination lifetime was included. For quantization effects, a density gradient quantization model was used because it is well suited for SOI devices and minimizes convergence issues commonly encountered when using the full Schrödinger model [28]. It should be noted that the quantization models only affect the carrier charge density, not the bandstructure, so that field-induced quantization effects [29] are not taken into account. (There may be some portion of the effect modeled since the
model parameters are calibrated to experimentally measured data. Airy function calculations show that there is a 0.14 eV offset due to quantum confinement; band-gap narrowing (by 0.06 eV) partially offsets this effect [30].

4.2.3 Modeling Assumptions

Gate leakage was assumed to be negligible, since high-permittivity dielectrics such as La2O3 that exhibit low direct tunneling gate current density (corresponding to < 1 pA/µm gate leakage current, for 0.5 nm equivalent oxide thickness) are anticipated to become available [31]. Positive fixed oxide charge (~8×10^{12} q/cm²) is assumed to exist at each Ge/dielectric interface [32]. This charge serves to deplete the Ge near the isolation- and gate-dielectric interfaces, and thus limits the scalability of the source length, as discussed below. A distributed contact resistance of 10⁻⁸ Ω-cm² was assumed, consistent with ITRS projections [12].

The transistor saturation current $I_{DSAT}$ (defined as the drain current $I_D$ for $V_{GS} = V_{DS} = V_{DD}$) overestimates the effective drive current ($I_{EFF}$) for digital logic circuit operation, so that an estimation of inverter delay using $I_{DSAT}$ is overly optimistic [33]. $I_{EFF}$ for a TFET can be accurately calculated using a three-point model that takes into account drain-voltage overshoot due to large Miller capacitance, if the value of the total gate capacitance ($C_{GG}$) used to calculate inverter delay includes the Miller capacitance [34]. In this work, $I_D$ for $V_{GS} = V_{DS} = 0.75 \times V_{DD}$ was found to yield accurate estimations of inverter delay, when used together with the value of $C_{GG}$ for $V_{GS} = V_{DS} = V_{DD}$, and is therefore taken to be $I_{EFF}$ herein.

Finally, for capacitance calculations, mixed-mode simulations were used. Although the dynamic nonlocal tunneling model explicitly does not work with AC analysis (which was verified by seeing vastly different current values when run), these mixed-mode simulations were only used to calculate capacitance. This capacitance calculation is used with the DC simulation I-V values to calculate CV/I. By using the DC I-V values, the relative inaccuracies of the dynamic nonlocal tunneling model in AC analysis mode are reduced.
4.3 Results and Discussion

Figure 4.2: Simulated (a) transfer and (b) output characteristics for the optimized raised-Ge-source TFET design (ref. Table 4.1). The inset in (a) shows BTBT-rate contours within the device, for $V_{GS} = 0.5$ V and $V_{DS} = 0.5$ V.

Figure 4.2 shows the simulated transfer ($I_D-V_{GS}$) and output ($I_D-V_{DS}$) characteristics for the optimized raised-Ge-source TFET. Low off-state leakage current (approximately 1 pA/µm) and negligible effect of drain bias on the turn-on voltage are seen. The output characteristics show non-linear behavior at low $V_{DS}$, which is typical of TFETs [35].
4.3.1 Impact of Source Length and Source Doping

![Contour plot showing the dependence of \( I_{\text{EFF}} \) (in A/\( \mu m \)) on source doping and source length, for \( V_{\text{DD}} = 0.25 \) V. Constant DIBL curves (in mV/V) are superimposed. Maximum \( I_{\text{EFF}} \) with DIBL < 5 mV/V is achieved at a minimum \( L_{\text{SOURCE}} = 14 \) nm and \( N_{\text{SOURCE}} = 1.8 \times 10^{19} \) cm\(^{-3}\).]

To minimize the tunneling distance (for maximum on-state BTBT current), tunneling within the Ge source region should occur in a lateral direction that is largely transverse to the gate-dielectric interface, *i.e.* care should be taken to avoid fully depleting the Ge in the lateral direction. If \( L_{\text{SOURCE}} \) is scaled down such that the Ge becomes fully depleted in the on state, the effective drive current is reduced, as shown in Figure 4.3. Since the depletion width has an inverse square root dependence on \( N_{\text{SOURCE}} \), \( L_{\text{SOURCE}} \) can be scaled down more aggressively for higher \( N_{\text{SOURCE}} \).

Contour lines for constant drain-bias-induced voltage shift – analogous to drain-induced barrier lowering, or DIBL, in MOSFETs – are overlaid in Figure 4.3. DIBL is defined herein as the shift in gate voltage corresponding to an off-state leakage current of 10 pA/\( \mu m \) induced by a 1-Volt change in drain voltage, in units of mV/V. (DIBL is found by taking the gate voltage shift between simulated \( I_D-V_{\text{GS}} \) curves for \( V_{\text{DS}} = 0.05 \) V and \( V_{\text{DS}} = 0.55 \) V, and dividing by 0.5 V). For high values of \( N_{\text{SOURCE}} \), the device turns on with point tunneling, which is more susceptible to the influence of the drain bias (because it affects the channel potential) and hence shows higher DIBL in the upper portion of Figure 4.3. Reverse-bias p/n-junction diode leakage increases with decreasing \( N_{\text{SOURCE}} \) and becomes dominant at low values of \( N_{\text{SOURCE}} \) (e.g. increased constant DIBL curves in the lower left region of Figure 4.3). A lower \( N_{\text{SOURCE}} \) increases the sensitivity of \( I_{\text{EFF}} \) on the drain bias, though with a lower net change in DIBL when compared to a high \( N_{\text{SOURCE}} \). In both cases, at extremely low \( L_{\text{SOURCE}} \), tunneling cannot occur within the source and DIBL drops dramatically. \( L_{\text{SOURCE}} = 14 \) nm with \( N_{\text{SOURCE}} = \)
$1.8 \times 10^{19}$ cm$^3$ is optimal for maximizing $I_{\text{EFF}}$ while maintaining low DIBL. (In practice, a slightly larger value of $L_{\text{SOURCE}}$ should be used to reduce variation in performance due to process-induced variations in $L_{\text{SOURCE}}$.)

**Figure 4.4:** Dependence of $I_{\text{EFF}}$ on $L_{\text{SOURCE}}$, for various values of $V_{\text{DD}}$. $N_{\text{SOURCE}} = 1.8 \times 10^{19}$ cm$^3$. Note that $I_{\text{EFF}}$ drops significantly for $L_{\text{SOURCE}}$ below 14 nm.

Figure 4.4 confirms that the optimal minimum value of $L_{\text{SOURCE}}$ does not change substantially across a wide range of $V_{\text{DD}}$. 
4.3.2 Impact of Gate Length Scaling

Figure 4.5: Gate-length dependence of $I_{\text{EFF}}$ and $C_{GG}V_{\text{DD}}/I_{\text{EFF}}$ for (a) various values of $L_{\text{SOURCE}}$ at $V_{\text{DD}} = 0.25$ V and (b) various values of $V_{\text{DD}}$ at $L_{\text{SOURCE}} = 14$ nm. $L_G$ scaling does not change the optimal $L_{\text{SOURCE}}$ value or have a deleterious effect on performance for $L_G > 4$ nm.

Figure 4.5 shows the impact of the gate length on effective drive current and inverter delay, for various values of $L_{\text{SOURCE}}$ and $V_{\text{DD}}$. Performance degrades when $L_G$ is reduced to below 4 nm, because tunneling can occur directly from the source to drain in this regime.
4.3.3 Impact of Germanium Source Thickness and Vertical Offset

![Image](image_url)

**Figure 4.6:** Dependence of $C_{GG}V_{DD}/I_{EFF}$ on raised-Ge-source thickness, for various values of $V_{DD}$. Delay generally reaches a minimum in the range $50 \text{ nm} < T_{GE} < 100 \text{ nm}$, and increases rapidly as $V_{DD}$ is lowered, due to the non-linear dependence of on-state resistance on $V_{DS}$.

Although the thickness of the raised Ge source and the thickness of the Si vertical offset region do not affect the scalability of the lateral dimensions of the TFET, they do affect the total gate capacitance, as well as the effective drive current. As can be seen from Figure 4.6, minimum delay is achieved in the range $50 \text{ nm} < T_{GE} < 100 \text{ nm}$.

![Image](image_url)

**Figure 4.7:** Dependence of (a) $I_{EFF}$ and (b) $C_{GG}V_{DD}/I_{EFF}$ on the thickness of the Si source-offset region, for various values of $V_{DD}$.

An increase in $T_{OFFSET}$ results in increased channel resistance and hence reduced effective drive current, especially for low operating voltages, as shown in Figure 4.7.
Increased $T_{\text{OFFSET}}$ also increases $C_{\text{GG}}$ to compound the increase in delay. Decreased $T_{\text{OFFSET}}$ reduces TFET performance due to increased influence of the drain bias resulting in more DIBL.

4.3.4 Impact of Equivalent Oxide Thickness

![Figure 4.8: Dependence of $C_{\text{GG}}V_{\text{DD}}/I_{\text{EFF}}$ on equivalent gate-oxide thickness, for various values of $V_{\text{DD}}$.](image)

Good capacitive coupling between the gate and the semiconductor at the gate-dielectric interface is critical to achieve steep switching behavior in a TFET, as previous simulation studies of $T_{\text{OX}}$ dependence have shown [17]. For the line tunneling design, the voltage drop (i.e. the electric field) within the source must be maximized by minimizing EOT to achieve the highest BTBT rate in the on state. Figure 4.8 shows that TFET performance has an exponential dependence on EOT.
4.3.5 Impact of Body Thickness and Drain Parameters

Further reduction in the body thickness was found to have little impact on device performance, because tunneling occurs completely within the Ge source region, as shown in Figure 4.9.

As shown in Figure 4.10, the impact of drain length was also found to be minor: $I_{\text{EFF}}$ decreases only slightly as $L_{\text{DRAIN}}$ is further reduced, due to decreased drain contact area and hence increased drain contact resistance. $L_{\text{DRAIN}} = 5$ nm is taken to be a practical limit in this work.
As shown in Figure 4.11, device performance was found to be insensitive to the gate-to-drain offset, except at high voltages where underlap of the gate can begin to lead to tunneling to the drain.

### 4.3.6 Impact of Source Contact Length

To maximize the TFET drive current, BTBT should occur within the Ge source region (in the lateral direction) along the entire gate-dielectric interface, including at the topmost portion of the Ge source. If the contact were to be located along the entire top
surface of the source, the Ge would be unable to be inverted in its topmost region, resulting in decreased drive current. On the other hand, the source contact resistance increases as the length of the source contact ($L_{\text{CONTACT}}$) is reduced. As can be seen from Figure 4.12, $L_{\text{CONTACT}} = 11$ nm is optimal for maximizing performance.

### 4.3.7 Energy-Delay Comparison

![Figure 4.13: Comparison of total energy vs. frequency for 30-stage ring oscillators (activity factor $\alpha = 0.01$, fan-out = 1) implemented with MOSFETs vs. TFETs. The cross-over point is at ~1.6 GHz.](image)

Figure 4.13 compares the energy-delay performance of a Ge/Si TFET technology against that of an ultimately scaled FDSOI MOSFET technology (MOSFET device length with contacts = 28 nm) [ITRS], based on simulated DC current-vs.-voltage and AC capacitance-vs.-voltage characteristics [36]. The analysis assumed that p-channel devices for both TFET and FDSOI MOSFET are achievable with complementary characteristics. The TFET technology is projected to operate with >10× less energy at frequencies up to approximately 100 MHz due to its superior $I_{\text{ON}}/I_{\text{OFF}}$ at low supply voltages. For operating frequencies above 1.6 GHz, the TFET technology loses its energy efficiency advantage because the MOSFET achieves higher $I_{\text{ON}}$ at high supply voltages.

### 4.4 Conclusions

An optimized raised Ge-source TFET design can be scaled down to 29 nm device length with contacts without significant degradation in performance. As compared to a similarly sized ultra-thin-body MOSFET, the TFET is projected to be more energy efficient for digital logic circuits operating at frequencies up to 1.6 GHz.
4.5 References

Chapter 5

Comparison of Germanium Source Tunnel FET and Si MOSFET Technologies for Ultra-Low-Power Digital ICs

5.1 Introduction
5.2 Germanium Source n-Channel TFET Design
  5.2.1 Device Modeling Approach
  5.2.2 Simulated Device Characteristics
  5.2.3 Circuit Design Considerations
    5.2.3.1 Gate Capacitance
    5.2.3.2 Asymmetric Current Flow
    5.2.3.3 Forward-biased Diode Current
    5.2.3.2 $V_T$ Variation
    5.2.3.3 P-Channel Devices
5.3 Ring Oscillators
5.4 Memory Elements
  5.4.1 SRAM Cells
    5.4.1.3 6T SRAM Cell Design
    5.4.1.2 Alternative SRAM Cell Designs
    5.4.1.3 Comparison of Cell Designs
  5.4.2 Register-File Cells
5.5 Conclusions
5.6 References
5.1 Introduction

Supply voltage \( (V_{DD}) \) scaling has not kept pace with transistor density scaling because metal-oxide-semiconductor field-effect transistors (MOSFETs) have off-state leakage current \( (I_{OFF}) \) that increases exponentially with decreasing threshold voltage \( (V_T) \), resulting in a growing tradeoff between circuit performance and power consumption [1]. High-performance and/or high-activity applications require large drive currents (high \( V_{DD} \) and/or low \( V_T \)) and hence must tolerate higher \( I_{OFF} \), while low-power and/or low-activity applications require low \( I_{OFF} \) (high \( V_T \) and/or low \( V_{DD} \)) and hence must tolerate lower drive current \( (I_{ON}) \). As \( V_{DD} \) is scaled down to reduce the active energy consumed in performing a digital logic operation (proportional to the square of \( V_{DD} \)), a minimum value is reached for the total energy consumed per operation, due to increasing delay with decreasing \( V_{DD} \) (hence increasing static energy due to \( I_{OFF} \)) [2]. This minimum energy corresponds to the subthreshold regime of MOSFET operation \( (V_{DD} < V_T) \). To overcome this fundamental limit in energy efficiency, an alternative transistor design that can achieve lower \( I_{OFF} \) (hence lower static energy) than a MOSFET for a given \( I_{ON} \), i.e. steeper subthreshold swing \( (S) \), is needed.

As discussed in previous chapters, the supply of carriers from the source region via band-to-band tunneling (BTBT) rather than thermionic emission (as in a MOSFET) has been proposed to provide for switching behavior that is steeper than the 60 mV/dec (at room temperature) limit of the MOSFET [3-4]. For example, an n-channel tunnel FET (TFET) has a p-type source region in which valence-band electrons tunnel into conduction-band states and subsequently drift to the drain under the influence of an applied drain-to-source voltage, in the on state (when the applied gate voltage is sufficiently high to cause the conduction band to overlap in energy with the valence band, with a narrow tunneling barrier width). In the off state, BTBT current is very low because the energy band-gap serves to cut off the high-energy tail of the valence electron distribution in the source. (Also, although the conduction band in the drain may overlap in energy with the valence band in the source, the barrier width is too large for significant BTBT to occur.) The steepness of the TFET transfer characteristic is limited by the steepness of the density-of-states distributions in the valence and conduction bands, and increases with tunneling area [5].

Many different TFET designs have been explored in recent years [6]. Since the tunneling rate is exponentially dependent on the tunneling barrier height (i.e. the band-gap energy \( E_G \)), semiconductor materials with a band-gap smaller than that of silicon (Si), such as germanium (Ge), and heterostructure material systems have been proposed to increase TFET \( I_{ON} \) [7-9]. In this work, the design and performance of integrated circuits comprising Si TFETs with an optimized Ge source design [10] are investigated via SPICE simulations using a calibrated Verilog-A model. To be a compelling alternative to the MOSFET, the TFET must be scalable down to sub-10 nm minimum feature size, i.e. end-of-roadmap [11] dimensions. Thus, this work compares TFETs
with MOSFETs at a device pitch of 29 nm.

Fundamental differences between a TFET and a MOSFET have implications for circuit design and performance. First, the inversion-layer channel in a TFET is directly coupled to the drain but not to the source, since the source is of opposite conductivity type. As a result, the gate-to-drain capacitance (i.e. Miller capacitance) is larger for the TFET [12]. Second, a TFET is asymmetric, with vastly different electrical characteristics when the source-drain p-n structure is reverse biased vs. forward biased. (When the source-drain structure is forward biased, gate control is limited.) Third, due to the very steep subthreshold swing, small variations in $V_T$ can result in large variations in current. Finally, the optimal design for a heterostructure p-channel TFET may be very different than that for a heterostructure n-channel TFET, if the conduction-band offset not symmetric with the valence-band offset, as is the case for the Ge-Si material system.

The remainder of this chapter is organized as follows. First, the design optimization and modeling of Ge-source heterostructure TFETs is discussed. Next, the performance advantage of TFETs for digital logic circuits is demonstrated through ring oscillator simulations. Finally, the voltage scaling advantage of TFET technology for memory circuits is presented.

### 5.2 Germanium Source n-Channel TFET Design

![Figure 5.1](image.png)

**Figure 5.1:** Schematic cross-section of the (a) Raised Ge-source TFET and (b) FinFET structure modeled in this study, with doping contours shown.

Figure 5.1 shows schematic cross-sectional views of the raised-Ge-source heterostructure TFET and FinFET (control device) structures studied in this work. The device designs were optimized for maximum performance. In the case of the FinFET, design parameters were taken from industry projections for the year 2018 [11]. The
device designs were each optimized for maximum performance and have the same device pitch. The TFET structure can in principle be fabricated using selective epitaxial growth of in-situ-doped Ge, which leverages embedded-source/drain stressor technology used to manufacture state-of-the-art p-channel MOSFETs today [13].

![Energy Band Diagrams](image)

**Figure 5.2:** (a) Energy band diagrams within the raised-Ge-source region of the Ge-source TFET. The energy band-gap ($E_G$) and barrier width ($W_B$) are key parameters for optimizing tunneling current. (b) On-state band-to-band tunneling rate contours showing that tunneling is confined within the Ge source region.

Figure 5.2(a) compares energy-band diagrams within the Ge source of the TFET, for the off state vs. the on state. The tunneling barrier energy ($E_G$) and barrier width ($W_B$) are labeled for the on state. Figure 5.2(b) is a contour plot of the tunneling rate for the on state, which shows that tunneling is confined to be within the (raised Ge) source region. The source tunneling design provides for larger on-state tunneling area and hence higher $I_{ON}$ [5]. The raised source design allows a large overlap between the gate and the source to be achieved (for large on-state tunneling area) with a more compact device layout.

### 5.2.1 Device Modeling Approach

A look-up table is used in this work to perform the circuit analyses, since accurate analytical models for the raised-Ge-source heterostructure TFET are not yet available; the table is populated with data from technology computer-aided design (TCAD) simulation [14] of current- vs.-voltage (I-V) and capacitance- vs.-voltage (C-V) characteristics. This modeling approach has been shown to be simple but accurate for predicting circuit performance for exploratory devices [15].
The TFET device simulations were conducted with Synopsys Sentaurus Device using the dynamic non-local BTBT simulation software package. The tunneling model parameters were calibrated for the Ge/Si heterostructure by fitting simulations to experimental data for a planar Ge-source TFET design, with geometrical design and material parameters derived from cross-sectional electron microscopy analyses, process data, and electrical measurements [10]. Positive fixed oxide charge is assumed to exist at the gate-oxide/Ge interfaces, as in [10]. Gate leakage current is assumed to be negligible, and depletion capacitance is assumed to be negligible because of the thin-body structures. The values of the TFET design parameters and the BTBT tunneling model parameters used in this work are summarized in Table 5.1 and are the same as the optimized parameters in Chapter 4.

**Table 5.1: Optimized TFET Design Parameter Values.**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>L&lt;sub&gt;G&lt;/sub&gt;</td>
<td>Gate length</td>
<td>4 nm</td>
</tr>
<tr>
<td>T&lt;sub&gt;OX&lt;/sub&gt;</td>
<td>Gate oxide thickness</td>
<td>3 nm</td>
</tr>
<tr>
<td>K</td>
<td>Gate oxide dielectric constant</td>
<td>23.4</td>
</tr>
<tr>
<td>L&lt;sub&gt;CONTACT&lt;/sub&gt;</td>
<td>Source contact length</td>
<td>11 nm</td>
</tr>
<tr>
<td>T&lt;sub&gt;GE&lt;/sub&gt;</td>
<td>Raised Ge thickness</td>
<td>50 nm</td>
</tr>
<tr>
<td>L&lt;sub&gt;SOURCE&lt;/sub&gt;</td>
<td>Source width</td>
<td>14 nm</td>
</tr>
<tr>
<td>N&lt;sub&gt;SOURCE&lt;/sub&gt;</td>
<td>Ge dopant concentration</td>
<td>1.8 x 10&lt;sup&gt;19&lt;/sup&gt; cm&lt;sup&gt;-3&lt;/sup&gt;</td>
</tr>
<tr>
<td>T&lt;sub&gt;OFFSET&lt;/sub&gt;</td>
<td>Si offset thickness</td>
<td>2.5 nm</td>
</tr>
<tr>
<td>T&lt;sub&gt;BODY&lt;/sub&gt;</td>
<td>Si body thickness</td>
<td>4.7 nm</td>
</tr>
<tr>
<td>N&lt;sub&gt;BODY&lt;/sub&gt;</td>
<td>Si body and offset dopant concentration</td>
<td>2.7 x 10&lt;sup&gt;18&lt;/sup&gt; cm&lt;sup&gt;-3&lt;/sup&gt;</td>
</tr>
<tr>
<td>L&lt;sub&gt;DRAIN&lt;/sub&gt;</td>
<td>Drain contact length</td>
<td>5 nm</td>
</tr>
<tr>
<td>N&lt;sub&gt;DRAIN&lt;/sub&gt;</td>
<td>Drain dopant concentration</td>
<td>10&lt;sup&gt;20&lt;/sup&gt; cm&lt;sup&gt;-3&lt;/sup&gt;</td>
</tr>
<tr>
<td>Q&lt;sub&gt;F&lt;/sub&gt;</td>
<td>Oxide fixed charge density at Ge interfaces</td>
<td>8 x 10&lt;sup&gt;12&lt;/sup&gt; q/cm&lt;sup&gt;2&lt;/sup&gt;</td>
</tr>
<tr>
<td>A Ge</td>
<td>BTBT Ge tunneling coefficient</td>
<td>10&lt;sup&gt;-7&lt;/sup&gt; cm&lt;sup&gt;2&lt;/sup&gt;s&lt;sup&gt;-1&lt;/sup&gt;</td>
</tr>
<tr>
<td>B Ge</td>
<td>BTBT Ge tunneling coefficient</td>
<td>2.5 x 10&lt;sup&gt;6&lt;/sup&gt; V cm&lt;sup&gt;-1&lt;/sup&gt;</td>
</tr>
</tbody>
</table>
5.2.2 Simulated Device Characteristics

Figure 5.3: Simulated transfer characteristics for the raised Ge-source TFET, artificially degraded TFET, and FinFET structures, with $V_{OFF}$ (at $I_{OFF}=10$ pA/μm) adjusted to be equal.

Figure 5.3 shows the transfer characteristics ($I_{DS}$-$V_{GS}$) of the TFET and FinFET devices. The TFET exhibits superior performance, with $I_{ON} = 201$ μA/μm at $V_{DS} = 0.5$ V, for $I_{OFF} = 2$ pA/μm. This is significantly better than published experimental results, as is the case for many simulation-based studies [6]. If full quantum simulation were used, the subthreshold swing likely would be degraded due to physical effects not included in the TCAD simulations, such as field-induced quantization and indirect phonon tunneling (see Chapter 6) [16]. To approximate the impact of these effects, an artificially degraded TFET that has a subthreshold swing of 40 mV/dec and $I_{ON}$ that is only 10% of that for the optimized TFET is also considered in the circuit performance comparison. The transfer characteristics for the degraded TFET are shown with dashed lines in Figure 5.3(a).
Figure 5.4: Simulated output characteristics of the (a) raised-Ge-source TFET and (b) FinFET structures.

Figure 5.4 shows the output characteristics ($I_{DS}$-$V_{DS}$) of the TFET and FinFET devices, respectively. For both devices, $V_T$ is equal to $V_{OFF}$ where $I_{OFF} = 1 \text{nA/\mu m}$. The TFET exhibits sublinear behavior at low $V_{DS}$ with poor saturation, but with significantly higher current at low $V_{GT}$.

5.2.3 Circuit Design Considerations

5.2.3.1 Gate Capacitance

The inversion-layer charge in the channel region of a MOSFET can be supplied by either the source region or the drain region, so that the gate-to-channel capacitance is divided between the gate-to-source capacitance and the gate-to-drain capacitance. In contrast, the inversion-layer charge in the channel region of TFET is supplied only by the drain region, so that the gate-to-drain capacitance ("Miller capacitance") includes all of the gate-to-channel capacitance. A larger Miller capacitance results not only in longer propagation delay but also in greater transient voltage overshoot and undershoot for digital logic operation.

A raised-source design has greater gate-to-source capacitance (which increases with the thickness of the raised Ge source, $T_{GE}$) than does a planar source structure [10]. Thus, a design tradeoff for $T_{GE}$ exists, since $I_{ON}$ and gate capacitance both increase with $T_{GE}$. This tradeoff was found to be optimized for $T_{GE} = 50 \text{ nm}$ to minimize inverter propagation delay.

5.2.3.2 Asymmetric Current Flow
The TFET is designed to allow current flow in only one direction (charge carrier flow from the source to the drain) under the control of the gate voltage. Thus, a TFET cannot serve well as a pass transistor, e.g. an access device in a conventional 6-transistor (6T) static memory (SRAM) cell design.

5.2.3.3 Forward-biased Diode Current

![TFET transfer characteristics with negative drain voltage.](image)

Figure 5.5: TFET transfer characteristics with negative drain voltage. When the p-type source is biased at a voltage higher than the n-type drain, the diode intrinsic to the TFET turns on. For sufficiently large $V_{DS}$, in this case, the gate cannot control the current flow.

Figure 5.5 shows the transfer characteristics of the n-channel Ge-source TFET for negative values of $V_{DS}$ (p-type source biased at higher voltage than the n-type drain): for small values of $V_{DS}$, the forward-biased diode current can be suppressed by the gate voltage; however, for large values of $V_{DS}$, it cannot. Clearly, a TFET-based circuit should avoid the possibility of forward-biasing the source-drain diode structure.

5.2.3.4 $V_T$ Variation

Because the TFET is designed to have a steep $I_{DS}-V_{GS}$ characteristic, small variations in $V_T$ can result in large variations in $I_{ON}$ and $I_{OFF}$ and hence propagation delay, noise margin and power consumption. Since $S$ is steeper at lower values of current [17], these performance variations become more significant as $V_{DD}$ is scaled down.
5.2.3.5 P-Channel Devices

Digital circuits require n-channel and p-channel transistors that operate in a perfectly complementary manner to minimize static power consumption. Due to the large valence-band offset between Ge and Si, holes cannot flow easily from Ge into Si. Thus, it may be difficult in practice to achieve a p-channel TFET with performance comparable to the n-channel Ge-source heterostructure TFET. Therefore, multiple scenarios are considered in this work for the p-channel device, including the use of p-channel Si MOSFETs for the pull-up devices.

5.3 Ring Oscillators

To assess the benefit of TFET technology for digital logic applications, a comparison of the performance vs. power tradeoff for 31-stage ring oscillators (ROs) with minimum-sized inverters and fan-out of 3 is conducted. For this analysis, p-channel device performance is assumed to mirror n-channel device performance for both TFET and MOSFETs. By varying $V_{DD}$ and $V_{T}$ (by adjusting the gate work function), the delay vs. switching energy tradeoff can be studied across a wide range of leakage power.

![Figure 5.6: Contour plots of stage delay as a function of the leakage power and switching energy for ring oscillators implemented with (a) FinFETs, (b) raised-Ge-source TFETs, and (c) degraded TFETs.](image)

Figure 5.6 shows contour plots of RO stage delay as a function of the leakage power and switching energy. The leakage power is equal to $I_{OFF} \times V_{DD} \times \text{Stages}$. The energy consumed is calculated by finding the current drawn per switching event and multiplying by the delay time and supply voltage. The delay is the stage delay. Consistent with the findings in [10], optimized Ge-source heterostructure TFETs are projected to provide for more energy-efficient operation (by more than 7×) than FinFETs for delays greater than 100 ps. However, the degraded TFET technology (Figure 5.6(c)) does not offer any advantage over FinFET technology, which indicates
that TFETs in practice must attain performance better than 10% of that for ideal Ge-source heterostructure TFETs, to be attractive for digital logic applications.

5.4 Memory Elements
5.4.1 SRAM Cells
5.4.1.1 6T SRAM Cell Design

The conventional 6T SRAM cell design comprises two cross-coupled inverters (each comprising an n-channel pull-down transistor and a p-channel pull-up transistor) and two pass transistors that control bit-line access to the complementary storage nodes for read and write operations. To read data, the bit-lines are pre-charged to \( V_{DD} \) and then the access transistors are turned on. If the storage node is at 0 V, then the voltage on the bit-line drops substantially; if the storage node is at the cell supply voltage (\( V_{SUPPLY} \)), then the voltage on the bit-line does not drop substantially. To reduce the possibility of upsetting the stored data during a read operation, the access transistor should not be stronger (i.e. have higher drive current) than the pull-down transistor; thus, the pull-down transistor is typically wider than the access transistor. To write data, the bit-lines are programmed and then the access transistors are turned on. A bit-line at 0 V will cause its storage node to be pulled down, if its access transistor is stronger than the pull-up transistor.

The unidirectional current flow characteristic of the TFET poses a problem for this cell topology because the access transistor must be able to conduct current from the bit-line to the storage node to pull down the bit-line voltage substantially during a read-‘0’ operation, and it also must be able to conduct current from the storage node to the bit-line to pull down the storage-node voltage during a write-‘0’ operation. In addition, forward-biased diode current can lead to disturbance of the stored data. For example, if an access TFET is oriented “inward” for current flow into the storage node (i.e. for writing a ‘0’ into the storage node), then if a ‘1’ is stored (i.e. the storage node is at \( V_{SUPPLY} \)) and the bit-line is at 0 V (e.g. to write a ‘0’ into another cell sharing the same bit-line) the storage node will be discharged through the access TFET; if the storage node is pulled down sufficiently, the stored data can flip to ‘0’. For the opposite example in which the access TFET is oriented “outward” for current flow out of the storage node (i.e. for reading a ‘0’), if a ‘0’ is stored and the bit-line is at \( V_{SUPPLY} \) (e.g. to write a ‘1’ into another cell sharing the same bit-line) the storage node will be charged up through the access TFET; if the storage node is pulled up sufficiently, the stored data can flip to ‘1’.

5.4.1.2 Alternative SRAM Cell Designs

Alternative TFET-based cell designs have been proposed to overcome the
problems with the conventional 6T cell design. A 6T design using a virtual ground was proposed by Singh et al. [18]. The virtual ground assists write operation, but the read noise margins are very low unless the bit-lines are pre-charged to only one-half of $V_{\text{SUPPLY}}$. This cell design is not considered further herein.

![TFET-based SRAM cell designs: (a) 7T and (b) 8T.](image)

Figure 5.7: TFET-based SRAM cell designs: (a) 7T and (b) 8T.

Figure 5.7(a) shows a 7T cell design proposed by Kim et al. [19], in which the read operation is isolated from the write operation through the use of an additional transistor. Because the risk of a read disturb is eliminated, the access transistors can be sized for better writeability.

Figure 5.7(b) shows an 8T cell design, which employs a pair of inward-oriented and outward-oriented TFETs, connected in parallel to form a transmission gate, for each storage node.

### 5.4.1.3 Comparison of Cell Designs

SPICE simulations were conducted to compare the read and write noise margins of the various SRAM cell designs. Read noise margin (RNM) is calculated graphically from a butterfly plot, and is the length of a side of the largest square that can fit in the smaller of the two lobes. Write noise margin (WNM) is the difference between $V_{\text{SUPPLY}}$ and the minimum bit-line voltage required to flip the data storage node [18].
Figure 5.8: (a) Read Static Noise Margin and (b) Write Static Noise Margin vs. Cell Supply Voltage for various SRAM cell designs.

Figure 5.8(a) compares RNM vs. $V_{\text{SUPPLY}}$ for the 3 TFET-based cell designs, as well as a conventional complementary MOSFET (CMOS) 6T design and another design that uses TFETs for the n-channel devices and MOSFETs for the p-channel (pull-up) devices. The CMOS 6T cell has better RNM for $V_{\text{SUPPLY}}$ greater than 0.5 V because the MOSFET has superior characteristics at higher operating voltages. The 7T design has better RNM than the 8T design because of the isolated nature of the read operation. For the 8T SRAM cell design, degraded TFET performance provides for better RNM at moderate voltages because the forward-biased diode current in the access TFET serves more effectively to assist a read-‘0’ operation in this case.

Figure 5.8(b) compares WNM for the various SRAM cell designs. Cell designs that have greater access transistor current achieve higher WNM values. The TFET 8T cell design has the greatest access transistor current, and therefore has the best writeability.

Figure 5.9: SRAM cell layouts for (a) 7T TFET design and (b) 8T TFET design. The rectangular outline delineates a unit cell. Metal lines not shown for clarity.
To examine the tradeoff between cell size and performance, the TFET-based SRAM cells were laid out as shown in Figure 5.9. Design rules for the 22 nm node were scaled proportionately for the 14 nm node (the equivalent node for the 2018 ITRS FinFET design [20]). The 6T CMOS cell requires $106.4 \text{ nm} \times 220.64 \text{ nm}$, or $0.023476 \text{ µm}^2$. The 7T TFET design requires $86.4 \text{ nm} \times 269.2 \text{ nm}$, or $0.023259 \text{ µm}^2$ (within 1% of the CMOS cell area). The 8T TFET design requires $86.4 \text{ nm} \times 287.2 \text{ nm}$, or $0.024814 \text{ µm}^2$, ~6% more area than the CMOS cell.

## 5.4.2 Register-File Cells

![Figure 5.10: Two-sided Register File write operations.](image)

![Figure 5.11: One-sided Register File write operations.](image)

Register-file cells have multiple ports for read and write access to the storage nodes and can be one- or two-sided, as shown in Figures 5.10 and 5.11. For the two-
sided design, writing a ‘1’ and writing a ‘0’ to the storage node are accomplished through two separate current paths. The one-sided design uses a 2-TFET transmission gate to write to the cell, and employs one less transistor per write port than the two-sided design.

![Figure 5.12](image)

**Figure 5.12**: Write Noise Margin vs. Supply Voltage for Register File (a) two-sided and (b) one-sided cells.

To evaluate the performance of the register-file cells, write margin and read delay are measured from SPICE simulations. Write margin is defined as the difference between the desired voltage to be placed on the node (V_{SUPPLY} or 0 V) and the write voltage trip point, and is plotted in Figure 5.12. The one-sided cell design cannot be written for V_{SUPPLY} below 0.25 V. (The access transistors cannot flip the storage node, unless they are sized to be more than 3 times larger than the inverter transistors.) The two-sided cell design has higher write margins because of the separate paths used to write a ‘1’ vs. a ‘0’.
Figure 5.13: Comparison of read delay vs. supply voltage for register-file cells. Two-sided and one-sided cells have identical read schemes and hence the same delay.

The read delay is defined as the time required for the read bit-line (BLR1) voltage to drop by 50% after the read word line voltage (WLR1) is pulsed high. Because the read delay depends mostly on the current flow of the read access transistor, it is \(\sim 10 \times\) longer for a (10×) degraded TFET technology, as shown in Figure 5.13.

### 5.5 Conclusions

At 14-nm node dimensions, an optimized Ge-source heterostructure TFET technology is projected to provide for greater than 7× improvement in energy efficiency (at the same leakage power and stage delay) as compared to CMOS technology, for digital logic with stage delay slower than 100 ps. For static memory, a 7-TFET cell design is projected to have higher read noise margin and comparable write noise margin than a conventional 6-FinFET-MOSFET cell design of comparable layout area, for supply voltages in the range from 0.25 V to 0.5 V. For register files, a two-sided TFET-based cell design is necessary for writeability.

### 5.6 References

18. J. Singh, K. Ramakrishnan, S. Mookerjea, S. Datta, N. Vijaykrishnan, and D.


Chapter 6

Conclusion

6.1 Summary of Work
6.2 Future Directions
6.3 References
6.1 Summary of Work

This dissertation examined the challenges transistor scaling will face in future years. To enable future improvements in technology (as has been the case for the past five decades thanks to Moore’s Law [1]), radical changes will be necessary. These changes will need to be made in both the structures of switching devices and the heterogeneity of the devices needed. It is unlikely that one device will be able to meet all of the requirements of future devices, but understanding the advantages and disadvantages of different device structures will be of greater importance.

In Chapter 2, an analysis was conducted of prospective devices that could replace or supplement CMOS in the future. The definitive history was recorded and an understanding of device principles was made. Current work in the field was examined and benchmarked in six areas: $I_{ON}$, $I_{OFF}$, Energy, Manufacturing Complexity, Cost, and Area Used. Analysis showed that no one device has demonstrated characteristics that are completely superior to existing CMOS, but many surpass CMOS in one or more areas and are promising candidates for future research.

One of these candidates is Tunneling FETs (TFETs). Chapter 3 examines the current state of tunneling models in industry standard TCAD tools. Using a Germanium source TFET fabricated in UC Berkeley’s Microfabrication laboratory, a new tunneling model with dynamic nonlocal path detection and support for indirect and heterostructure tunneling is calibrated and validated [2]. While past works showed that high source doping concentrations were ideal for TFET design, this work showed that a doping concentration in the $10^{19}$ cm$^{-3}$ range allows for tunneling to occur underneath the gate, allowing the tunneling area and hence on-state current to increase [3-7]. Further simulations optimized the planar Germanium source’s thickness and gate overlap parameters.

Chapter 3 demonstrated that a raised Germanium source holds an advantage over a planar design. Later work optimized both the raised source design and the body thickness and doping of Germanium source TFETs [8-9]. Chapter 4 builds on this by scaling the device down to a 4 nm gate length and finding the impacts of various parameter changes. Ultimately, the optimal source doping concentration of $1.8 \times 10^{19}$ cm$^{-3}$ is found to allow for TFET scaling to 29 nm of device length (isolation to isolation).

Chapter 5 extended the analysis of TFETs to the circuit level. Using a Verilog-A look-up table implemented in SPICE, ring oscillators, SRAM cells, and Register Files were studied and compared to a FinFET at an equal device length (29 nm at the 2018 ITRS node) [10]. TFET ring oscillators were found to perform better than FinFETs at stage delays slower than approximately 1 ns (corresponding to ~1 GHz). However, a degraded TFET model was also developed to account for the potential that TFETs can not be fabricated with as high performance as has been simulated, due to unforeseen physical phenomenon. (TFET simulations often show better characteristics than fabricated devices [11].) The degraded TFET does not perform better than FinFETs.
SRAM cells showed that TFETs perform better than FinFETs at voltages below 0.45 V, but require slightly more area (approximately 1% more per cell). Finally, register file simulations show that two-sided register file cells perform better than FinFET designs below 0.45 V as well.

In conclusion, TFETs are a potential supplement to CMOS technologies. Their applications are limited to device lengths above 29 nm, voltages below 0.45 V, and frequencies below 1 GHz. One application for TFETs may be in mobile processors. Many mobile devices, such as smartphones and tablets, need to be on constantly, but are only actively in use for short periods of time. During the inactive use periods, the phone processor performs noncritical tasks such as syncing e-mail, playing music files, and awaiting calls. To increase standby battery life, the heterogeneous integration of TFETs with high performance CMOS would allow devices to have high active performance when using the high performance cores but low standby power consumption when only using the low power cores, increasing standby battery life. The nVidia Tegra 3 mobile processor for applications in smartphones and tablets contains five cores: one low power “companion” core and four high performance cores [13]. All of the cores in this device are CMOS, but in the future, the “companion” core could be fabricated with TFET devices. This demonstrates that mobile processor vendors are willing to sacrifice some die size to increase functionality (in this case, standby power consumption). Other applications for TFETs could include devices such as music players, watches, health and fitness tracking devices, and any other device requiring long battery life and moderate performance. Self-powered devices, such as those utilizing solar or energy harvesting power sources, would also be an application for TFETs.

6.2 Future Directions

There are several areas where future work would be useful in understanding and verifying TFET technology as a potential CMOS supplement:

**Examine other potential devices:** In Chapter 2, the scope was limited to charge-based devices that did not require large architecture shifts. Some devices that could be included in future analyses include single electron transistors, spin-based devices, and devices for reversible computing. ITRS and some other authors have examined the potential of these devices, but using different metrics from those developed in Chapter 2 [10, 12].

**Additional model calibration:** In Chapter 3, Sentaurus Device’s Dynamic nonlocal tunneling model was calibrated to a fabricated device [2]. However, this calibration would be more robust if other devices were available to verify the calibration, particularly at different doping concentrations.

**Field-induced confinement:** One physical effect not included in the simulations
performed is field-induced quantum confinement. Field-induced quantum confinement increases the effective conduction band energy in the source of TFETs, changing the threshold voltage and potentially changing the behavior of devices that utilize line tunneling (such as those studied in this work) [14]. Some work has been done to include this effect manually in simulators, but should be solved self-consistently with the other Sentaurus Device quantization models.

**Improve tunneling models:** Recently, several works have shown that a new method of using the tunneling models may provide improved accuracy between simulated and fabricated characteristics [15-16]. These works separate indirect and direct tunneling. Trap-assisted tunneling is likely present in the polycrystalline Germanium source region of the devices studied in this work, and should also be included in future simulations.

**Fabricate devices:** Ideally, the parameters optimized in Chapter 4 would be used to fabricate devices to verify the simulated characteristics.

**System-level analysis:** Circuit level analysis of several basic circuits was performed in Chapter 5, but system-level analysis, as was done in [17], would be needed before TFETs could be implemented in industry.

### 6.3 References


