Monolithic Microwave Integrated Circuits (MMIC) Broadband Power Amplifiers

by John E. Penn

ARL-TR-6278 December 2012

Approved for public release; distribution unlimited.
NOTICES

Disclaimers

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer’s or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.
Monolithic Microwave Integrated Circuits (MMIC) 
Broadband Power Amplifiers 

John E. Penn 
Sensors and Electron Devices Directorate, ARL
Monolithic Microwave Integrated Circuits (MMIC) Broadband Power Amplifiers

A broadband power amplifier design approach was used to design several monolithic microwave integrated circuits (MMICs) using a 0.13-µm gallium arsenide (GaAs) pseudomorphic high electron mobility transistor (PHEMT) process from TriQuint Semiconductor. The design and fabrication of these circuits were performed as part of the fall 2011 Johns Hopkins University (JHU) MMIC Design Course, taught by the author. The design approach is taught by Dale Dawson in the JHU Power MMIC Design Course. This approach is useful for designing relatively broadband amplifiers that are limited only by the active transistor’s “Q”.

MMIC, power amplifier, broadband
# Contents

List of Figures \hfill iv  
List of Tables \hfill v  
Acknowledgments \hfill vi  
1. Introduction \hfill 1  
2. Broadband Power Amplifier Device Limitations ("Q") \hfill 1  
3. Nonlinear “Software” Load-pull Simulations \hfill 3  
4. Double-Q Broadband Output Match \hfill 5  
5. Broadband Input Match \hfill 7  
6. A 2–6 GHz Broadband Power Amplifier \hfill 10  
7. Measured Results and Sonnet EM \hfill 13  
8. The Challenge of Higher Frequency: 28-GHz Broadband Power Amplifier \hfill 18  
9. Conclusion \hfill 24  
Distribution List \hfill 26
List of Figures

Figure 1. DC I-V characteristics of 6x50 µm PHEMT (TQP13 process)........................................2
Figure 2. Small signal S22 (output impedance) of 6x50 µm PHEMT. ........................................2
Figure 3. An 8-GHz load-pull-simulation of output power (Pcomp-6x50 µm PHEMT). ............4
Figure 4. An 8-GHz load-pull simulation of PAE (6x50 µm PHEMT). ..................................4
Figure 5. Ideal double-Q matched output ..................................................................................5
Figure 6. An 8-GHz MMIC output match schematic .................................................................6
Figure 7. An 8-GHz MMIC output match layout .......................................................................6
Figure 8. An 8-GHz MMIC broadband output match simulation ..............................................7
Figure 9. MMIC 5–11 GHz broadband power amplifier linear simulation ..................................8
Figure 10. MMIC 5–11 GHz input match schematic .................................................................8
Figure 11. MMIC 5–11 GHz input match layout ........................................................................9
Figure 12. MMIC 5–11 GHz output power and PAE performance simulation (7, 8, and 9 GHz) .................................................................................................................................9
Figure 13. Layout plot of the 5–11 GHz power amplifier (~1.1x0.55 mm) ...................................10
Figure 14. Layout plot of the 2–6 GHz power amplifier (~1.2x0.6 mm) ......................................11
Figure 15. A 4-GHz load-pull simulation of output power (Pcomp-6x50 µm PHEMT) ............11
Figure 16. A 4-GHz load-pull simulation of PAE (6x50 µm PHEMT) .......................................12
Figure 17. MMIC 2–6 GHz broadband power amplifier linear simulation ..............................12
Figure 18. MMIC 2–6 GHz output power and PAE performance simulation (3, 4, and 5 GHz) .................................................................................................................................13
Figure 19. S-parameters of the 2–6 GHz broadband power amplifier (measured-solid, MWO-dot/dash, and sonnet--dotted). .................................................................14
Figure 20. S-parameters of the 5–11 GHz broadband power amplifier (measured-solid, MWO-dot/dash, and Sonnet--dotted) .................................................................14
Figure 21. Power performance of the 2–6 GHz amplifier at 4 GHz (4 V). ..............................15
Figure 22. Power performance of the 5–11 GHz amplifier at 7 GHz (4 V). ..............................16
Figure 23. Power performance of the 2–6 GHz amplifier at 4 GHz (3.5, 4, and 4.5 V). ..........17
Figure 24. Power performance of the 5–11 GHz amplifier at 8 GHz (3.5, 4, and 4.5 V). ..........17
Figure 25. Schematic of the stabilized 6x50 µm PHEMT for a 28-GHz amplifier load-pull simulation .................................................................................................................................19
Figure 26. A 28-GHz load-pull simulation of output power (Pcomp-6x50 µm PHEMT) ..........20
Figure 27. A 28-GHz load-pull simulation of PAE (6x50 µm PHEMT) ..................................20
Figure 28. A 28-GHz MMIC output match schematic. .................................................................21
Figure 29. A 28-GHz MMIC broadband output match simulation. .................................................21
Figure 30. 28 GHz broadband power amplifier—measured vs. simulation (MWO and Sonnet). .................................................................................................................................22
Figure 31. Layout plot of the 28-GHz broadband power amplifier (~0.9x0.5 mm).........................23
Figure 32. MMIC 28-GHz output power and PAE performance simulation (28, 30, and 32 GHz) .........................................................................................................................................................23
Figure 33. Power performance of the 28-GHz amplifier at 25.3 GHz (4 V). .................................24

List of Tables

Table 1. Power performance at 4 GHz (midband) for the 2–6 GHz broadband amplifier. ..........15
Table 2. Power performance at 7 GHz (~midband) for the 5-11 GHz broadband amplifier........16
Acknowledgments

I would like to acknowledge the support of the U.S. Army research Laboratory (ARL) in supporting my part-time passion of teaching the Johns Hopkins University (JHU) Monolithic Microwave Integrated Circuits (MMIC) Design Course, as well as TriQuint Semiconductor for fabricating designs for JHU students since 1989. Software support for these JHU designs is provided by Applied Wave Research (AWR), Agilent, Inc., and Sonnet Software.
1. Introduction

A broadband power amplifier design approach was used to design several monolithic microwave integrated circuits (MMICs) using a 0.13-µm gallium arsenide (GaAs) pseudomorphic high electron mobility transistor (PHEMT) process from TriQuint Semiconductor. The design and fabrication of these circuits were performed as part of the fall 2011 Johns Hopkins University (JHU) MMIC Design Course, taught by the author. The design approach is taught by Dale Dawson in the JHU Power MMIC Design Course, and is useful for designing relatively broadband amplifiers that are only limited by the initial “Q” of the active transistor. This fundamental limitation to the design bandwidth will be a function of the electrical characteristics of the starting device. This same double Q matching technique was used to successfully design two high power broadband MMIC amplifiers at 3–5 and 4–6 GHz using TriQuint’s 0.25-µm gallium nitride (GaN) process (see ARL-TR-5987 and ARL-TR-6090).

2. Broadband Power Amplifier Device Limitations (“Q”)

The design approach starts with the limiting characteristics of the active device for the power amplifier. A single standard-sized pseudomorphic high electron mobility transistor (PHEMT) (6x50 µm) is used for a broadband Class A (or mildly AB) power amplifier centered around 8 GHz, and later 4 GHz for a second design. The simple “Cripps” approach, named after Steve Cripps, models the ideal “Class A” output (drain) power match of the PHEMT as a parallel resistance (Rcripps) and parallel capacitance (CDS). To maximize the output voltage and current swings, the Rcripps value is determined from a DC current-voltage (I-V) load line (figure 1). The nonlinear shunt output capacitance is assumed to be close to the linear output capacitance, which is determined by fitting the output match to a parallel resistance (RDS) and a parallel capacitance (CDS) (figure 2). RDS is not actually needed and will be replaced by Rcripps. The output matching circuit is then designed based on the parallel combination of CDS and Rcripps obtained from these first two steps. Rcripps is approximately 50 Ω (6.5 V swing/130 mA) and the output capacitance is approximately 400 fF at 8 GHz. It should be noted that the PHEMT was already stabilized with a series gate resistance of 18 Ω plus a shunt resistance of 120 Ω. There may be a subtle difference between the match of the stabilized PHEMT versus an unstabilized PHEMT, but then the Cripps method is an approximation, and I prefer to stabilize

---


the device at the start. If the active device was unilateral \( (S12=0) \), then the output match would not change due to stabilizing resistors on the input (gate). The ratio of the complex impedance to the real impedance of the output match is the “Q” or limiting factor to bandwidth.

Figure 1. DC I-V characteristics of 6x50 µm PHEMT (TQP13 process).

Figure 2. Small signal S22 (output impedance) of 6x50 µm PHEMT.
3. Nonlinear “Software” Load-pull Simulations

The beauty of the Cripps approach is that the design can start with just DC I-V curves and S-parameters, which are usually easy to obtain or measure. If a good nonlinear model exists, the Cripps approach is still useful as a starting point for the design, and then nonlinear simulations can be performed to iterate and optimize the amplifier design. Many of the computer-aided design (CAD) tools such as Microwave Office (MWO) have a software load-pull simulation capability. These load-pull simulations emulate actual load-pull measurements, which require costly test equipment, accurate measurements, and time to perform the measurements over the desired frequencies, power levels, and DC bias conditions. One can quickly perform simulations similar to a load-pull system at different DC biases, frequencies, and power levels, with the limitation set by the accuracy of the nonlinear model provided to the designer.

Using the nonlinear TOM4 model for the 6x50 μm PHEMT at a DC bias of 4 V on the drain and 0 V on the gate, two CAD load-pull simulations are performed to generate contours of output power and power added efficiency (PAE) at 8 GHz (figures 3 and 4). For best output power (Pout), the output match is approximately 41.3 Ω in parallel with 198 fF, for a “Q” of 0.4. Using the two sets of contours, the best output power match would yield 21.5 dBm of output power at 48% PAE. For best PAE, the output match is approximately 72.5 Ω in parallel with 183 fF, for a “Q” of 0.7. Again, interpolating both load-pull simulations, the best efficiency should yield 20.7 dBm of output power at 53% PAE. Choosing a compromise match, between best PAE and best Pout, of 58 Ω in parallel with 200 fF for a “Q” of 0.6, should yield 21.1 dBm of output power at 52% PAE—based on the nonlinear model at the simulated conditions with ideal lossless matching elements.
Figure 3. An 8-GHz load pull-simulation of output power (Pcomp-6x50 µm PHEMT).

Figure 4. An 8-GHz load-pull simulation of PAE (6x50 µm PHEMT).
4. Double-Q Broadband Output Match

The lower the “Q” of the device, the broader the bandwidth can be—assuming ideal matching elements. The details of the approach taught in the Johns Hopkins University (JHU) Power Monolithic Microwave Integrated Circuits (MMIC) Design Course is summarized as a combination of a filter techniques and impedance transforms. After creating the initial ideal element output match, each ideal element is transformed into an equivalent MMIC “lossy” lumped element. This is where the science blends into “art” as each ideal element is replaced with a non-ideal element and the design is “re-tuned.” Results will vary with each design and will likely increase in difficult with higher “Q”s and at higher frequency.

Figure 5 shows an initial ideal match, which consists of a parallel inductor (Lpar) to resonate out CDS at 8 GHz, then a series inductor/capacitor pair at twice the “Q” value, followed by a parallel output of the Rcripps, CDS, and Lpar. After a couple of transforms and replacing ideal elements with “lossy” MMIC lumped elements, the final matching circuit to 50 Ω is shown in figure 6, followed by the actual layout in figure 7. While the ideal match to the parallel RC model has little mismatch loss, the actual MMIC match has 0.5 to 0.75 dB of insertion loss over a large 5-GHz bandwidth around 8 GHz, as shown in figure 8 (note markers).

Figure 5. Ideal double-Q matched output.
Figure 6. An 8-GHz MMIC output match schematic.

Figure 7. An 8-GHz MMIC output match layout.
5. **Broadband Input Match**

For a power amplifier, the output match is designed first. Next, the input match is designed so that it is not the bandwidth limiting factor for the power amplifier. With the broadband amplifier load attached to the stabilized PHEMT, the input S11 at 8 GHz is about 26 – j20.5 Ω for a Q of about 0.7—similar to the output Q. A simple four element high pass, low pass matching circuit is used to transform a 50-Ω input into a good broadband match for the amplifier. Once again, an ideal input match is replaced with “lossy” MMIC lumped elements one at a time and re-tuned, resulting in the broadband performance shown simulated in figure 9. The MMIC input match schematic including stabilizing resistors is shown in figure 10, followed by the layout in figure 11. A nonlinear simulation of the 5–11 GHz MMIC with expected output power and PAE at 7, 8, and 9 GHz predicts better than 21 dBm of output power (125 mW) and greater than 42% PAE (figure 12). DC Bias is 4 V on the drain and 0 V on the gate (Class AB, but simple to implement with only a single bias pad [Vdd] required, see layout figure 13).
Figure 9. MMIC 5–11 GHz broadband power amplifier linear simulation.

Figure 10. MMIC 5–11 GHz input match schematic.
Figure 11. MMIC 5–11 GHz input match layout.

Figure 12. MMIC 5–11 GHz output power and PAE performance simulation (7, 8, and 9 GHz).
6. A 2–6 GHz Broadband Power Amplifier

The same design approach was used to center a design at 4 GHz. Topology and design steps are identical, resulting in a slightly larger layout at the lower frequency, as shown in figure 14. Again, a compromise was struck between the best output power and best efficiency using the nonlinear load-pull contours (figures 15 and 16). Best output match is approximately 45 Ω in parallel with 320 fF, for a “Q” of 0.4. Using the two sets of contours, the best output power match would yield 21.1 dBm of output power at 52% PAE. For best power added efficiency, the output match is approximately 132.5 Ω in parallel with 194 fF, for a “Q” of 0.65. Again, interpolating both load-pull simulations, the best efficiency should yield 19.3 dBm of output power at 59% PAE. Choosing a compromise match, between best PAE and best Pout, of 58 Ω in parallel with 290 fF for a “Q” of 0.45, should yield 20.8 dBm of output power at 54% PAE—based on the nonlinear model at the simulated conditions with ideal lossless matching elements.
Figure 14. Layout plot of the 2–6 GHz power amplifier (~1.2x0.6 mm).

Figure 15. A 4-GHz load-pull simulation of output power (Pcomp-6x50 μm PHEMT).
An input match and output match are created similarly to create a 2–6 GHz broadband amplifier with the expected linear performance shown in figure 17. A nonlinear simulation of the 2–6 GHz MMIC with expected output power and PAE at 3, 4, and 5 GHz predicts better than 20.9 dBm of output power (120 mW) and greater than 44% PAE (figure 18). Since gain falls off with increasing frequency for GaAs PHEMTs, the 2–6 GHz amplifier has slightly more gain than the 5–11 GHz version, and slightly higher PAE.
Figure 18. MMIC 2–6 GHz output power and PAE performance simulation (3, 4, and 5 GHz).

7. Measured Results and Sonnet EM

Sonnet electromagnetic (EM) simulations were performed based on the actual physical layouts of both amplifier designs to look for parasitic coupling that might be un-simulated in a linear simulator, but the differences were slight. The S-parameter measurements agree very well with the original MWO simulations. Figures 19 and 20 show the measured versus MWO versus Sonnet EM simulations, showing good agreement. Power performance was lower than predicted. Measurements were taken at the designed for bias of 4 V yielding slightly less output power and lower PAE, though the results compared similarly across the broadband. Efficiencies were slightly better with the higher gain 2–6 GHz broadband power amplifier. Additionally, performance was measured with a supply voltage of 3.5, 4, and 4.5 V, showing more output power with a higher DC supply but better PAE at 3.5 V—as might be expected. This was true of both amplifiers; the only real difference was the operating frequency, either 2–6 or 5–11 GHz. Table 1 and figure 21 summarize the performance of the 2–6 GHz amplifier at midband (4 GHz). Likewise, table 2 and figure 22 summarize the performance of the 5–11 GHz amplifier at 7 GHz. Plots of performance at 3.5, 4, and 4.5 V for the 2–6 GHz amplifier at 4 GHz are shown in figure 23, with more output power at the higher voltage but better efficiency at the lower voltage. Likewise, plots of performance at 3.5, 4, and 4.5 V for the 5–11 GHz amplifier at 8 GHz are shown in figure 24, with more output power at the higher voltage but better efficiency at the lower voltage. Both amplifiers worked well with the broadband matching techniques and acted similarly in performance over their band of operation.
Figure 19. S-parameters of the 2–6 GHz broadband power amplifier (measured-solid, MWO-dot/dash, and sonnet--dotted).

Figure 20. S-parameters of the 5–11 GHz broadband power amplifier (measured-solid, MWO-dot/dash, and Sonnet--dotted).
Table 1. Power performance at 4 GHz (midband) for the 2–6 GHz broadband amplifier.

<table>
<thead>
<tr>
<th>4 GHz</th>
<th>Die#1</th>
<th>2-6 GHz Fall11 TQP13</th>
<th>4V</th>
<th>51 mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin(SG)</td>
<td>Pout(SA)</td>
<td>Pin(corr)</td>
<td>Pout(corr)</td>
<td>Gain</td>
</tr>
<tr>
<td>-4.0</td>
<td>8.82</td>
<td>-5.25</td>
<td>10.07</td>
<td>15.32</td>
</tr>
<tr>
<td>-2.0</td>
<td>10.82</td>
<td>-3.25</td>
<td>12.07</td>
<td>15.32</td>
</tr>
<tr>
<td>0.0</td>
<td>12.78</td>
<td>-1.25</td>
<td>14.03</td>
<td>15.28</td>
</tr>
<tr>
<td>2.0</td>
<td>14.64</td>
<td>0.75</td>
<td>15.89</td>
<td>15.14</td>
</tr>
<tr>
<td>4.0</td>
<td>16.18</td>
<td>2.75</td>
<td>17.43</td>
<td>14.68</td>
</tr>
<tr>
<td>5.0</td>
<td>16.72</td>
<td>3.75</td>
<td>17.97</td>
<td>14.22</td>
</tr>
<tr>
<td>6.0</td>
<td>17.12</td>
<td>4.75</td>
<td>18.37</td>
<td>13.62</td>
</tr>
<tr>
<td>7.0</td>
<td>17.44</td>
<td>5.75</td>
<td>18.69</td>
<td>12.94</td>
</tr>
</tbody>
</table>

Figure 21. Power performance of the 2–6 GHz amplifier at 4 GHz (4 V).
Table 2. Power performance at 7 GHz (~midband) for the 5-11 GHz broadband amplifier.

<table>
<thead>
<tr>
<th>7 GHz</th>
<th>Die#1</th>
<th>5-11 GHz Fall11 TQP13</th>
<th>4V ; 53 mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin(SG)</td>
<td>Pout(SA)</td>
<td>Pin(corr)</td>
<td>Pout(corr)</td>
</tr>
<tr>
<td>-6.0</td>
<td>-0.05</td>
<td>-8.40</td>
<td>2.35</td>
</tr>
<tr>
<td>-4.0</td>
<td>2.00</td>
<td>-6.40</td>
<td>4.40</td>
</tr>
<tr>
<td>-2.0</td>
<td>3.92</td>
<td>-4.40</td>
<td>6.32</td>
</tr>
<tr>
<td>0.0</td>
<td>5.96</td>
<td>-2.40</td>
<td>8.36</td>
</tr>
<tr>
<td>2.0</td>
<td>7.97</td>
<td>-0.40</td>
<td>10.37</td>
</tr>
<tr>
<td>4.0</td>
<td>9.97</td>
<td>1.60</td>
<td>12.37</td>
</tr>
<tr>
<td>6.0</td>
<td>11.93</td>
<td>3.60</td>
<td>14.33</td>
</tr>
<tr>
<td>8.0</td>
<td>13.85</td>
<td>5.60</td>
<td>16.25</td>
</tr>
<tr>
<td>10.0</td>
<td>15.57</td>
<td>7.60</td>
<td>17.97</td>
</tr>
<tr>
<td>11.0</td>
<td>16.15</td>
<td>8.60</td>
<td>18.55</td>
</tr>
<tr>
<td>12.0</td>
<td>16.65</td>
<td>9.60</td>
<td>19.05</td>
</tr>
<tr>
<td>13.0</td>
<td>17.03</td>
<td>10.60</td>
<td>19.43</td>
</tr>
</tbody>
</table>

Figure 22. Power performance of the 5–11 GHz amplifier at 7 GHz (4 V).
Figure 23. Power performance of the 2–6 GHz amplifier at 4 GHz (3.5, 4, and 4.5 V).

Figure 24. Power performance of the 5–11 GHz amplifier at 8 GHz (3.5, 4, and 4.5 V).
8. The Challenge of Higher Frequency: 28-GHz Broadband Power Amplifier

The same design approach was used to attempt a broadband design around 28 GHz. Several issues conspire to make this design much harder. Gain tends to fall off with frequency with GaAs transistors, so there will be less gain and PAE at the higher frequency. To minimize the impact in gain when stabilizing the same 6x50 µm PHEMT device used for the previous two amplifier designs, a parallel resistor and capacitor combination is used in series with the gate where the resistor helps the stability at low frequency and as the frequency increase, the capacitor increasingly bypasses the resistor so that available gain at the higher frequencies is increased. For stability, the same 120-Ω shunt resistor is used on the gate but the series resistor becomes 25 Ω in parallel with a 1.2-pF capacitor.

A second challenge is that the “Q” of the PHEMT increases at higher frequencies resulting in a narrower bandwidth. Third, the higher the frequency and Q increases the harder it is to convert ideal elements into lossy MMIC elements while maintaining good performance. Initially, the ideal matching topology and design steps are identical to the 4- and 8-GHz designs. A load-pull simulation based on the nonlinear model of the stabilized 6x50 µm PHEMT is performed (see schematic in figure 25). Again, the load-pull contours are used to find a compromise between the best output power and best efficiency (figures 26 and 27). An output load equivalent to 58 Ω in parallel with 143 fF, for a “Q” of 1.5, should yield ~19 dBm of output power at 35% PAE, assuming ideal lossless matching elements. The schematic of the final matching circuit to 50 Ω is shown in figure 28. Note the much narrower bandwidth and increased mismatch loss of the broadband “lossy” MMIC output match around 28 GHz, as shown in figure 29 (note markers).
Figure 25. Schematic of the stabilized 6x50 μm PHEMT for a 28-GHz amplifier load-pull simulation.
Figure 26. A 28-GHz load-pull simulation of output power (Pcomp-6x50 µm PHEMT).

Figure 27. A 28-GHz load-pull simulation of PAE (6x50 µm PHEMT).
Sonnet EM simulations of the layout were performed and tended to indicate less bandwidth than the original MWO design. The actual performance was even narrower band than either simulation but was closer to the Sonnet simulation, as shown in figure 30. A final layout of the broadband 28-GHz amplifier is shown in figure 31. When the performance was re-simulated with lossy MMIC elements, the output power, gain and efficiency are much lower than the ideal case (figure 32). Performance measurements at 25.3 GHz are much closer to these re-
simulations. With such low gain, 6 dB or less, the PAE drops quickly as the power amplifier is compressed. The results indicate the difficulty and complexity of designing a broadband power amplifier at higher frequencies. As the “Q” of the device increases, the bandwidth reduces and it may also be difficult to achieve the desired impedance match with real lossy lumped elements compared to the ideal desired match.

Figure 30. 28 GHz broadband power amplifier—measured vs. simulation (MWO and Sonnet).
Figure 31. Layout plot of the 28-GHz broadband power amplifier (~0.9x0.5 mm).

Figure 32. MMIC 28-GHz output power and PAE performance simulation (28, 30, and 32 GHz).
These broadband medium power amplifier MMICs were designed using some of the techniques taught by Dale Dawson in the JHU Power MMIC Course. These are the first designs that I have performed, fabricated, and tested since helping Dr. Dawson teach the course in spring 2011. These filter and matching techniques could be applied to parallel combinations of transistors to increase power, but these simple one-transistor single-stage designs are a good start to prove out the concepts and validate with actual measurements. It should be noted that these broadband techniques were also used to successfully design two high power broadband MMIC amplifiers at 3–5 and 4–6 GHz using TriQuint’s 0.25-µm gallium nitride (GaN) process (see ARL-TR-5987\(^1\) and ARL-TR-6090\(^2\)). These MMIC amplifiers illustrate the broadband design approach and the limitations that start with the device parasitic, the quality of the nonlinear and linear models available, and the quality of the MMIC fabrication process. They also illustrate the occasional necessity for an EM simulator, such as Sonnet, to accurately predict the actual layout parasitics, particularly at higher frequencies.

---

9. Conclusion

Figure 33. Power performance of the 28-GHz amplifier at 25.3 GHz (4 V).
While the designs were part of a JHU course, the design techniques and Microwave MMICs would be of interest to Army and Department of Defense (DoD) communications systems, sensors, and wireless systems.
<table>
<thead>
<tr>
<th>No. of COPIES</th>
<th>ORGANIZATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DEFENSE TECHNICAL INFORMATION CTR DTIC OCA 8725 JOHN J KINGMAN RD STE 0944 FORT BELVOIR VA 22060-6218</td>
</tr>
<tr>
<td>1</td>
<td>DIRECTOR US ARMY RESEARCH LAB IMAL HRA 2800 POWDER MILL RD ADELPHI MD 20783-1197</td>
</tr>
<tr>
<td>1</td>
<td>DIRECTOR US ARMY RESEARCH LAB RDRL CIO LL 2800 POWDER MILL RD ADELPHI MD 20783-1197</td>
</tr>
<tr>
<td>4 HCS</td>
<td>DIRECTOR US ARMY RESEARCH LAB RDRL SER PAUL AMIRTHARAJ (PDF) RDRL SER E ROMEO DEL ROSARIO (1 HC) JAMES WILSON (PDF) TONY IVANOV (PDF) JOHN PENN (3 HCS) ROBERT PROIE (PDF) ROBERT REAMS (PDF) PANKAJ SHAH (PDF) ED VIVEIROS (PDF) 2800 POWDER MILL RD ADELPHI MD 20783-1197</td>
</tr>
<tr>
<td>7 PDFS</td>
<td>DIRECTOR US ARMY RESEARCH LAB RDRL SER PAUL AMIRTHARAJ (PDF) RDRL SER E ROMEO DEL ROSARIO (1 HC) JAMES WILSON (PDF) TONY IVANOV (PDF) JOHN PENN (3 HCS) ROBERT PROIE (PDF) ROBERT REAMS (PDF) PANKAJ SHAH (PDF) ED VIVEIROS (PDF) 2800 POWDER MILL RD ADELPHI MD 20783-1197</td>
</tr>
</tbody>
</table>

TOTAL: 14 (8 ELEC, 6 HCS)