Measurement of Seebeck coefficient perpendicular to SiGe superlattice

Yan Zhang, Gehang Zeng, Rajeev Singh, James Christofferson, Edward Croke, John E. Bowers and Ali Shakouri

1Electrical Engineering Dept. of University of California, Santa Cruz, CA 94056, 2Electrical and Computer Engineering Dept. of University of California, Santa Barbara, CA 93106; 3HRL laboratories, LLC Malibu, California 90265

Abstract

Seebeck coefficient is one of the key parameters to evaluate the performance of thermoelectric coolers. However, it is very difficult to directly measure Seebeck coefficient perpendicular to SiGe superlattice material due to the difficulty of creating a temperature gradient and measuring localized temperature and voltage change simultaneously. In this paper, a novel method is described and it is used to measure the Seebeck coefficient of SiGe superlattice material perpendicular to the layers. Successful measurement was achieved by integrating a thin film metal wire as a temperature sensor and heat source on top of the SiGe superlattice micro coolers. Extensive thermoreflectance imaging characterization was performed to ensure uniform temperature distribution on top of the thin film device. Details of the experimental set-up and measurement technique are discussed. By analyzing the measured thermoelectric voltage for various device sizes and superlattice thickness, Seebeck coefficient of the superlattice material perpendicular to the layers is deduced.

Introduction

In VLSI circuits, high heating power density is one of the bottlenecks that limits the reliability and performance of the chip in high-speed, high-density applications. Conventional bulk Bi2Te3 coolers have limited applications in microelectronic circuits due to low cooling power density and difficulty of integration and packaging. Conventional Si or III-V based semiconductor materials have a low thermoelectric figure-of-merit and they are not suited for cooling application. There have been several excellent recent studies on BiTe-based thin film coolers with high thermoelectric figure-of-merit. We are concentrating on SiGe-based coolers for the possibility of direct integration with silicon circuits. Use of thermionic emission in heterostructure superlattices can improve the figure-of-merit by selective emission of hot electrons above potential barriers and by reducing the phonon heat conduction in multiplayer materials. SiGe and SiGeC-based coolers have already demonstrated a cooling power density exceeding 500W/cm² and a maximum cooling of 4°C at room temperature.

In this paper, we focus our study on the Seebeck coefficient perpendicular to SiGe superlattice layers. Although there are some papers on the cross-plane electrical conductivity, electrical conductivity of SiGe superlattice. There are still very few papers on the experimental measurements of the Seebeck coefficient perpendicular to the thin film because of its difficulty to measure the voltage and temperature change simultaneously. We used an integrated thin film resistor both as a heater and a sensor on top of the SiGe superlattice microcooler. The processing was done using the standard semiconductor fabrication process.

In a linear transport regime, the Seebeck coefficient is defined as the voltage produced across two points on a material divided by the temperature difference between them. This has an expression of $S = \frac{\Delta V}{\Delta T}$. Seebeck coefficient is the main parameter to evaluate performance of thermocouples. It is also the key parameter to calculate the $ZT$, the thermoelectric figure of merit, which has the expression of:

$$ZT = S^2T / \rho K_T$$

Where $S$: Seebeck coefficient; $T$: temperature; $\rho$: electrical resistivity; $K_T$: Thermal conductivity.

Experiments

The micro-cooler structure is based on cross-plane electrical transport theory. The main part of the cooler is a superlattice structure of 80Å Si/40 Å Si0.7Ge0.3 grown at 500°C, doped with boron to about $5 \times 10^{19}$ cm$^{-3}$. The buffer layer was grown on top of the silicon with the structure of 1µm SiGe$_{0.4}$ doped to $5 \times 10^{19}$ cm$^{-3}$ and 1µm SiGe$_{0.3}$/SiGe$_{0.7}$/Si$_{0.005}$. Finally, the sample was capped with 250nm SiGe$_{0.1}$, doped to approximately $2 \times 10^{20}$ cm$^{-3}$. The SiGe/Si micro-coolers are fabricated with standard silicon integrated circuit technology. The cooler device areas were defined by etching mesas down to the SiGe buffer layer. Ti/Al/Ti/Au metallisation was made on top of the mesa and on the SiGe buffer layer next to the mesa for top and bottom contacts respectively. The size of the sample is ranging from 50x50µm to 100x100µm. Figure 1 shows a scanning electron micrograph picture of this device.
Report Documentation Page

1. REPORT DATE  
2. REPORT TYPE  
3. DATES COVERED  
4. TITLE AND SUBTITLE  
Measurement of Seeback coefficient perpendicular to SiGe superlattice  
5a. CONTRACT NUMBER  
5b. GRANT NUMBER  
5c. PROGRAM ELEMENT NUMBER  
5d. PROJECT NUMBER  
5e. TASK NUMBER  
5f. WORK UNIT NUMBER  
6. AUTHOR(S)  
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)  
Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA, 93106  
8. PERFORMING ORGANIZATION REPORT NUMBER  
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)  
10. SPONSOR/MONITOR’S ACRONYM(S)  
11. SPONSOR/MONITOR’S REPORT NUMBER(S)  
12. DISTRIBUTION/AVAILABILITY STATEMENT  
Approved for public release; distribution unlimited  
13. SUPPLEMENTARY NOTES  
The original document contains color images.  
14. ABSTRACT  
15. SUBJECT TERMS  
16. SECURITY CLASSIFICATION OF:  
a. REPORT  
unclassified  
b. ABSTRACT  
unclassified  
c. THIS PAGE  
unclassified  
17. LIMITATION OF ABSTRACT  
18. NUMBER OF PAGES  
4  
19a. NAME OF RESPONSIBLE PERSON  

Standard Form 298 (Rev. 8-98)  
Prescribed by ANSI Std Z39-18
The SEM picture of SiGe superlattice microcooler integrated with heater sensor

First resistance versus temperature of the heater sensor was calibrated. Four-wire measurement was used to reduce the effect of contact wires and pads. Then at a given heater power (fixed top layer temperature, $T_h$), the voltage difference across the device $\Delta V$ was measured. The bottom of the silicon substrate was maintained at the heat sink temperature ($T_s$). It is important to note that the measured thermoelectric voltage $\Delta V$ has a contribution from both the superlattice Seebeck coefficient and also the Si substrate Seebeck coefficient.

$$\Delta V = S1 \times (T_s - T_s') + S2 \times (T_h - T_s') \quad \text{(Eqn. 2)}$$

$S1$ is the Seebeck coefficient of bulk Silicon; $T_s'$ is the temperature at the interface between the superlattice layer and substrate. If the temperature $T_s'$ is equal to $T_s$, then the effective Seebeck coefficient equals to that of superlattice. However, this is not the case for our devices. We will see that the superlattice Seebeck coefficient $S2$ could be easily derived by analyzing experimental results for different thin film layer thicknesses and device sizes. Bao Yang et al. have used AC method to measure Seebeck coefficient of thin films $^{13}$, the signal of our samples are large enough for an accurate DC measurements.

Results and Discussion

The heater resistance changes linearly with temperature near 300K, so it was used as a temperature sensor on top of the superlattice device. The temperature sensor was calibrated by measuring the resistance with very low excitation currents at different ambient temperatures. Variations of the resistance with temperature could be fitted well with a line, with an error less than 0.02%. The heater samples used in this experiments have an average of $4 \times 10^3 /\degree C$ in a unit resistance ($-\frac{dR}{dT}$). Subsequently thermoreflectance imaging was used to measure the temperature distribution on top of the device when the heater was on. As it can be seen from Fig. 3, the heating was localized on top of the thin film device.

Results and Discussion

The heater resistance changes linearly with temperature near 300K, so it was used as a temperature sensor on top of the superlattice device. The temperature sensor was calibrated by measuring the resistance with very low excitation currents at different ambient temperatures. Variations of the resistance with temperature could be fitted well with a line, with an error less than 0.02%. The heater samples used in this experiments have an average of $4 \times 10^3 /\degree C$ in a unit resistance ($-\frac{dR}{dT}$). Subsequently thermoreflectance imaging was used to measure the temperature distribution on top of the device when the heater was on. As it can be seen from Fig. 3, the heating was localized on top of the thin film device.
Venkatasubramanian’s recent paper in Nature reported the cooling performance is related to the thickness of the superlattice layer. To further investigate the influence of different superlattice thickness on the device property. We also measured the thermoelectric voltage for different superlattice thickness, 1µm, 3µm, and 6µm. The results were illustrated in Figure 4. It can be seen that thicker the superlattice thickness, higher the measured thermoelectric voltage 135µV/°C, 154µV/°C and 174µV/°C for 1µm, 3µm and 6µm superlattice respectively. The increase of the thermoelectric voltage is due to the increase in the thermal resistance of the thin film device with respect to the substrate as superlattice becomes thicker. As illustrated in Figure 6 simplified thermal model of superlattice micro-cooler device, from the equation of

\[
R_{th} = \frac{1}{\beta_{th}} \times \frac{d}{A} \quad \text{(Eqn.3)}
\]

it is obvious to see \( R_{th} \): thermal resistance superlattice is proportional to the superlattice thickness \( d \). The change of \( R_{th} \) directly influences \( T_s' \):

\[
T_s' = T_s + \frac{R_{th}(SI)}{R_{th}(SI) + R_{th}(SL)} \times \Delta T \quad \text{(Eqn. 4)}
\]

And it causes the change of effective seebeck coefficient:

\[
S = \frac{[S2*(T_h-T_s') + S1*(T_s'-T_s)]}{\Delta T} \quad \text{(Eqn.5)}
\]

To calculate the actual Seebeck coefficient of superlattice, we need to know the \( T_s \), which is related with the thermal resistance of the device. In this calculation, thermal resistance was obtained experimentally by using equation:

\[
R_{th} = \frac{\Delta T}{Q} \quad \text{(Eqn.6)}
\]

\( Q \) is the heat load on top of the device The thermal resistance for a 100x100um² device based on bulk silicon \( R_{th}(SI) \) was 157.0 K/W, the measured thermal resistance of the device with different superlattice thickness were listed in Table 2. From the known of thermal resistance of bulk Silicon and that of the overall device (superlattice+substrate), the \( T_s - T_s' \) could be calculated by Eqn.4 assuming a temperature change of 10K. The AVR of the device could be obtained by its effective Seebeck coefficient data for different size samples

<table>
<thead>
<tr>
<th>Sample size (µmxµm)</th>
<th>Effective Seebeck coefficient (µV/°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>50x50</td>
<td>138±0.1</td>
</tr>
<tr>
<td>60x60</td>
<td>140.0±1.0</td>
</tr>
<tr>
<td>70x70</td>
<td>131.0±0.6</td>
</tr>
<tr>
<td>100x100</td>
<td>132.4±1.0</td>
</tr>
<tr>
<td>Average</td>
<td>135.4</td>
</tr>
</tbody>
</table>

Figure 4 Thermoelectric voltage versus temperature difference between top of the device and bottom contact

Figure 5 Comparison of seebeck coefficient with different superlattice thickness (fitted)

Figure 6 Simplified thermal model of superlattice micro-cooler (This model assumes the thermal resistance of the SiN and buffer layer is much smaller than the thermal resistance of the superlattice layer)
coefficient. Then a pure superlattice of this structure S2 could be calculated by Eqn.2 with all the known data. Table 2 lists all the calculation results and it showed an average seebeck coefficient of this structure superlattice is around 217.6 µV/°C.

<table>
<thead>
<tr>
<th>SL thickness</th>
<th>$R_h$ (Device) (K/W)</th>
<th>$\Delta V$ (mV)</th>
<th>$T_s-T_{s'}$ (K)</th>
<th>$S$ (SL) (µV/°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1um</td>
<td>215.1</td>
<td>1.28</td>
<td>7.30</td>
<td>229.6±10.0</td>
</tr>
<tr>
<td>3um</td>
<td>322.3</td>
<td>1.54</td>
<td>4.87</td>
<td>205.3±10.5</td>
</tr>
<tr>
<td>6um</td>
<td>422</td>
<td>1.68</td>
<td>3.72</td>
<td>217.8±8.2</td>
</tr>
<tr>
<td>Ave. SL seebeck coefficient</td>
<td></td>
<td></td>
<td></td>
<td>217.6 µV/°C</td>
</tr>
</tbody>
</table>

**Table 2** Calculation of superlattice thickness (Sample size 100x100µm)

**Conclusions**

We showed that the integrated heater sensor on top of the thin films provides a convenient method to characterize the Seebeck of SiGe superlattice material. This will help further development and improvement of the performance of SiGe superlattice coolers.

Seebeck coefficient of ~217 µV/K was measured for Si/SiGe superlattice p-doped to $5 \times 10^{19}$ cm$^{-3}$. The experimental results were verified by obtaining consistent results with various superlattice thickness (1-6um) and device sizes (2,500-10,000 µm$^2$).

**Acknowledgements**

This work was supported by the DARPA HERETIC program and the Army Research Office.

**Reference**