Title: Pulse Compression Made Easy\textsuperscript{1} With VSIPL++

Authors

First Author: Mr. Brian Chase  
(US citizen)  
VSI/Pro Product Manager  
Verari Systems Software, Inc.  
Suite D103, 110 12th Street North  
Birmingham, AL 35203  
Phone: +1 (205) 314-3471 ext 209  
Fax: +1 (205) 314-3475  
E-mail: brian@mpi-softtech.com

Second Author: Mr. Wenhao Wu  
(Citizen of China)  
Verari Systems Software, Inc.  
Suite D103, 110 12th Street North  
Birmingham, AL 35203  
Phone: +1 (205) 314-3471 ext 209  
Fax: +1 (205) 314-3475  
E-mail: wenhao@mpi-softtech.com

Third Author: Mr. Dave Leimbach  
(US Citizen)  
Verari Systems Software, Inc.  
Suite D103, 110 12th Street North  
Birmingham, AL 35203  
Phone: +1 (205) 314-3471 ext 209  
Fax: +1 (205) 314-3475  
E-mail: dleimbac@mpi-softtech.com

Fourth Author: Mr. Rick Pancoast  
(US Citizen)  
Lockheed Martin Naval Electronics and Surveillance Systems - Surface Systems  
199 Borton Landing Road  
Mooresstown, NJ  08057  
E-mail: rick.pancoast@lmco.com

Corresponding and Presenting Author: Dr. Anthony Skjellum  
(US citizen)  
Chief Software Architect,  
Verari Systems Software, Inc.  
Suite D103, 110 12th Street North  
Birmingham, AL 35203  
Phone: +1 (205) 314-3471 ext 205  
Fax: +1 (205) 314-3475  
E-mail: tony@mpi-softtech.com

Submission session: Open sessions.  
Presentation type: Presentation

Work area: Case Study Examples of High Performance Embedded Computing

\textsuperscript{1} High Productivity – See the abstract for more details.
**Title:** Pulse Compression Made Easy With VSIPL++

**Performing Organization:** Verari Systems Software, Inc. Suite D103, 110 12th Street North, Birmingham, AL 35203

**Supplementary Notes:** See also ADM00001742, HPEC-7 Volume 1, Proceedings of the Eighth Annual High Performance Embedded Computing (HPEC) Workshops, 28-30 September 2004 Volume 1., The original document contains color images.

**Security Classification:** Unclassified

---

Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.
In December, 2003, Verari Systems Software, Inc. (formerly MPI Software Technology, Inc.) undertook a phase I SBIR effort to produce a high level design for a high performance next generation embedded VSIPL product that incorporates advanced language constructs such as those found in the VSIPL++ specification that is now under consideration. The work was divided as follows: 1) Researching strategies to mitigate performance degradation from C++ overhead; 2) High level design work for such a library; 3) Prototype implementation of the new library; 4) Implementing a benchmark application to gauge performance benefit; 5) Reporting results and making recommendations that would apply to the ongoing VSIPL++ effort and any follow-on Phase II work that might be awarded.

The recent introduction of several template based strategies (e.g. PETE, POOMA, FACT!, Blitz++, and others) suggests that C++ may soon become a suitable choice for technical and scientific computing application. For certain cases, (e.g., matrix multiplications) inline function calls and template code outperforms straight C code. These similar technologies all share a common set of effective strategies that may be summarized as follows: 1) Avoid excessive temporary copies of objects (both implicit and explicit, where the implicit ones are generated as a side effect of algebraic type expressions); 2) Make shallow copies instead of deep cloning; 3) Pass data by constant reference instead of by value; 4) Use compile time or static polymorphism, such as templates; 5) Deferred evaluation; 6) Template metaprogramming strategies; 7) Inline function calls; 8) Loop fusion and loop unrolling. The authors acquired PETE, the Portable Expression Template Engine, and compiled several examples for the Mercury MCOE 6.0 platform using a 171MHz SPARC machine. The authors also studied the tradeoffs between runtime performance and significant compile time penalties.

Verari’s advanced VSIPL package design and prototype implementation strategy is not unlike the architecture of the VSIPL++ reference implementation, which is built as a C++ layer on top of a C VSIPL library. That particular configuration readily appeals to all current vendors of VSIPL compliant middleware who would like to quickly enter the market with a VSIPL++ offering. Figure 1 shown below depicts the layered hierarchical software design used in this study.
Since the API of the prototype package mirrors that of the VSIPL++ reference implementation, the first experiments were simply tests that are distributed with the VSIPL++ reference code. These tests mainly check for numerical accuracy. The Phase I study then progressed to a more complex test, a commonplace benchmarking application used in radar processing. The pulse compression benchmark typically uses a complex FFT, a complex reference multiply, followed by an inverse complex FFT. The performance of the prototype library on this benchmark was inline with performance figures than can be obtained from the VSI/Pro package. Since the VSI/Pro++ API is similar to VSIPL++, we should expect high performance from the VSIPL++ API when the time comes.

Other than improved performance, another noticeable observation that occurred while porting the pulse compression application from VSIPL to VSIPL++ was the dramatic reduction in both code size and complexity: The original VSIPL benchmark code (which was provided by Lockheed Martin as part of this SBIR effort) consisted of 1600 lines of C code. Yet, the ported VSIPL++ code consisted only 100 lines of C++ code and the whole porting effort only required 2 weeks for one engineer. In fact, Pulse Compression can be fully implemented in a single line of VSIPL++ code:

\[
\text{OutputVector} = \text{fft_ccrv} (\text{fft_ccfv} (\text{InputVector}) * \text{fft_ccfv} (\text{WeightVector}));
\]

In conclusion, this layered software architectural approach enables high performance, portability, high productivity, and low time to market for commercial vendors of VSIPL standard libraries. Future directions include incorporating the following strategies that will facilitate commercialization of the VSIPL++ standard: 1) Generic programming for higher productivity. 2) Expression manipulation, as well as 3) Deferred evaluation for higher performance.

![Figure 1 Architecture or the prototype versus VSIPL++](image)
Pulse Compression Made Easy with VSIPL++

Funded Under SBIR
Topic OSD03-022 (OSD/AF)
"High Performance Object Oriented Software for Parallel Embedded Systems"

Formerly MPI Software Technology, Inc.
VSIPL and VSIPL++ Reference Implementations

User Application
VSIPL C API
VSIPL Reference Implementation
Math Kernels

The VSIPL Reference Implementation

The VSIPL++ Reference Implementation
Builds upon the VSIPL Reference Implementation

User Application
VSIPL++ (C++)API
VSIPL C API
VSIPL Reference Implementation
VSI/Pro Product and the VSI/Pro++ Prototype

Structure of VSI/Pro

User Application

VSI/Pro (VSIPL C API)

VSI/Pro Internal C++ Engine

VSI/Pro C / ASM Kernels

User Application

VSIPL++ (C++)API

VSIPL C API

VSI/Pro Internal C++ Engine

VSI/Pro C / ASM Kernels

The VSI/Pro++ Prototype Builds upon the VSI/Pro Product
• What are the benefits of a Pure VSI/Pro++ Product.
• Having both API bindings available is a hidden benefit to programs that want to migrate their systems from VSIPL to VSIPL++ in phases.
### Performance Comparison for 1024 Point Complex FFT

<table>
<thead>
<tr>
<th></th>
<th>Data Size</th>
<th>CCFFT by value</th>
<th>CCFFT by reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>VSIPL (VSI/Pro)</td>
<td>1024</td>
<td>does not apply</td>
<td>11.52 us</td>
</tr>
<tr>
<td>VSIPL++ (VSI/Pro)</td>
<td>1024</td>
<td>18.74 us</td>
<td>12.24 us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>multiple CCFFT by value</td>
<td>multiple CCFFT by reference</td>
<td></td>
</tr>
<tr>
<td>VSIPL (VSI/Pro)</td>
<td>1024 sets of 1024</td>
<td>does not apply</td>
<td>80 ms</td>
</tr>
<tr>
<td>VSIPL++ (VSI/Pro)</td>
<td>1024 sets of 1024</td>
<td>127.540 ms</td>
<td>82.350 ms</td>
</tr>
</tbody>
</table>

- Did not experience any significant overhead from layering the VSIPL++ API on top of the VSI/Pro API (See rightmost column).
Case Study: Pulse Compression

Pulse Compression works by distributing the energy in the outgoing Radar pulse over a larger span of time with one of a select number of waveform pulses that are generally known as chirp waveforms. This kind of filtering not only improves the accuracy of the measurements, but also rejects most kinds of ambient noise. The net effect is an improvement in resolution and decreased demand for peak power requirement in the signal generation equipment. A typical pulse consists of a short burst of frequency like the one shown here.

The digital signal processing functions that are associated with pulse compression applications typically use a complex FFT, a complex reference multiply, followed by an inverse complex FFT. Pulse compression, and FFT processing in general comprise a major portion of the processing load in state of the art radar systems.
Pulse Compression: The VSIPL way

The pseudocode:
Create Vectors
Create Forward FFT object
Create Inverse FFT object

Create 3 temporary vector to hold intermediate frequency domain results.

Convert reference signal vector to the frequency domain:
Forward FFT( Ref Signal Vec, Temp Vec1 )

Convert Input signal to the frequency domain:
Forward FFT( Input Signal Vec, Temp Vec2 )

Multiply vectors in the frequency domain:
Vector Multiply( Temp Vec1, Temp Vec2, Temp Vec3 )

Obtain the inverse FFT:
Inverse FFT( Temp Vec3, Answer Vec )
Pulse Compression: The VSIPL++ way

The pseudocode:
Create Vectors
Create Forward FFT object
Create Inverse FFT object

Answer Vec = INV_FFT( FFT(Input Vec)*FFT(Reference Signal Vec));
Integrating Expression Manipulation into VSIPL++

Expression object strategies address the important problem of temporary copy proliferation that occurs as a result of operator overloading in C++.

Existing technologies that were studied -

• PETE (Portable Expression Template Engine)
  Developed at the Advanced Computing Laboratory at the Los Alamos National Laboratory

• BLITZ++
  The goal of Blitz++ is to provide a similar level of performance on par with Fortran 77/90

• FACT! (Functional Additions to C++ through Templates and Classes)
  A library that provides expression manipulation plus other functional programming language features not normally accessible in C++.
Observations from using VSIPL++

Benefits:
• Concise code
• Readable
• Natural looking expressions

Hazards:
• Complex looking data types, may be helped in practice by typedefs
• General C++ concerns (e.g., possible to abuse the language)