REED-SOLOMON ENCODER/DECODER

COMPUTER PROGRAM PERFORMANCE SPECIFICATION

FEBRUARY, 1976

8000746
REED-SOLOMON ENCODER/DECODER

COMPUTER PROGRAM PERFORMANCE SPECIFICATION

FEBRUARY, 1976

Prepared under Contract N62269-75-C-0503

DATA ITEM A004

for

Department of the Navy
Naval Air Development Center

by

ITT Avionics Division
500 Washington Avenue
Nutley, N. J.  07110
Reed Solomon Encoder/Decoder
Final Engineering Report
COMPUTER PROGRAM PERFORMANCE SPECIFICATION

STAFF OF: CNI Systems Engineering

ITT Avionics Division
500 Washington Avenue
Nutley, New Jersey 07110

Naval Air Development Center
Warminster, Pennsylvania 18974

Design, Fab & Test
RSED

February 9, 1976

UNCLASSIFIED

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

The purpose of this program is to build a Reed-Solomon encoder/decoder capable of a 384 word/second (approx. 57.6 KBPS) throughput rate in a cost effective and practical manner.
ITT Avionics has built and successfully tested a RSED laboratory breadboard that was funded under contract N62269-75-C-0503 (Naval Air Development Center). A summary of the engineering tests is listed below.

- Encoding Time < 150 microseconds
- Round Trip Timing Detection < 20 microseconds
- Decode Time

Decode time is dependent on Errata. Refer to section 5 of report number D11801 for decode times.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>Scope</td>
<td>1</td>
</tr>
<tr>
<td>1.1</td>
<td>Identification</td>
<td>1</td>
</tr>
<tr>
<td>1.2</td>
<td>Introduction</td>
<td>1</td>
</tr>
<tr>
<td>1.2.1</td>
<td>Encoder</td>
<td>1</td>
</tr>
<tr>
<td>1.2.2</td>
<td>Decoder</td>
<td>1</td>
</tr>
<tr>
<td>1.2.3</td>
<td>Microprocessor Functions</td>
<td>1</td>
</tr>
<tr>
<td>2.0</td>
<td>References</td>
<td>2</td>
</tr>
<tr>
<td>3.0</td>
<td>Requirements</td>
<td>3</td>
</tr>
<tr>
<td>3.1</td>
<td>Functional Description</td>
<td>3</td>
</tr>
<tr>
<td>3.1.1</td>
<td>Microprocessor Interface Block Diagram</td>
<td>3</td>
</tr>
<tr>
<td>3.1.2</td>
<td>Equipment Descriptions</td>
<td>3</td>
</tr>
<tr>
<td>3.1.3</td>
<td>Microprocessor Input/Output</td>
<td>9</td>
</tr>
<tr>
<td>3.1.4</td>
<td>Function Description</td>
<td>15</td>
</tr>
</tbody>
</table>

**APPENDIX A**

Reed-Solomon Software Algorithm  
Specification Number RS-10
FIGURES

FIGURE | PAGE NO.
---|---
3.1 RSED Block Diagram | 4
3.2 Microprocessor Interface Block Diagram | 5
<table>
<thead>
<tr>
<th>TABLE</th>
<th>PAGE NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1 Microprocessor Read/Write Control</td>
<td>7</td>
</tr>
<tr>
<td>3.2 RSED Service Priorities</td>
<td>8</td>
</tr>
<tr>
<td>3.3 Microprocessor Input/Output</td>
<td>11</td>
</tr>
</tbody>
</table>
1.0 SCOPE

1.1 Identification

The Reed - Solomon Encoder/Decoder (RSED) Microprocessor Program is identified as RSED1.

1.2 Introduction

The Reed - Solomon linear block codes of N (N ≤ 31) symbols and information rate K/N (K < N) are maximum distance separable codes with symbols from a finite field of 32 elements. The selected standard code with 31 symbols and information rate 15/31 can correct sixteen symbol erasures (E) or eight symbol errors (e) or any combination of errors and erasures where 2e + E ≤ 16.

1.2.1 Encoder

The error correction coding process is a (31, 15) Reed - Solomon code. The code to be used is generated by the generating function G(X), where coefficients are elements of the Galois field of 2^5 equals 32. If \( \alpha \) is the root of the primitive polynomial

\[
x^5 + x^2 + 1 = 0
\]

then the generating function of the Reed - Solomon code is given by

\[
G(X) = \prod_{i=1}^{16} (X + \alpha^{-i})
\]

Also, a short code (16,4) is used which is a shortened * (31,15) codeword.

1.2.2 Decoder

The decoding of the Reed - Solomon code words will be accomplished as described by Berlekamp (1,3) with modification suggested by Lin (2). Reference section 2.

The major steps required to decode the received code words are:

- Syndrome Computation
- Erasure Location Computation
- Modified Syndrome Computation
- Error Location Computation
- Error and Erasure Value Computation
- Errata Correction

1.2.3 Microprocessor Functions

The encoding and syndrome computation functions are performed by special RSED nonmicroprocessor hardware. The remaining functions listed in section 1.2.2 are performed by the microprocessor.

* Truncated (last four characters) version of the (20,4) which is a subset of the (31,15) e.g. (31-L, 15-L) where L = 11.
2.0 REFERENCES

- Berlekamp, Elwyn R.,
  Algebraic Coding Theory

- Lin, Shu
  An Introduction to Error Correcting Codes

- Berlekamp, Elwyn R., ed.
  Key Papers in the development of Coding Theory

- Peterson, W. W. and Weldon, E. J., Jr.
  Error Correcting Codes, 2nd Ed.
  Cambridge, Mass: MIT Press, 1972

- ITT Avionics
  Final Engineering Report, Reed-Solomon Encoder/Decoder,
  Data Item A003, Contract N62269-75-C-0503, NADC, 1975

- 3001 Microprogram Control Unit
  Technical Memo Number MCS-268-0275/27.5K
  INTEL Corporation, Santa Clara, California

- 3002 Central Processing Element
  Technical Memo Number MCS-269-0275/27.5K
  INTEL Corporation, Santa Clara, California
3.0 REQUIREMENTS

3.1 Functional Description

3.1.1 Microprocessor Interface Block Diagram

Figure 3.1 is the RSED Block Diagram which shows the relationship of the microprocessor to the other RSED equipment.

RSED interface signals as defined by ICWG agreements, reference ITT Avionic’s RSED Final Report Data Item A003, are routed through the Input and Output Interface Blocks.

Encoder functions and RTT detection functions are performed simultaneously with and independently of microprocessor functions.

Decoding functions are shared between the syndrome generator and the microprocessor.

Figure 3.2 is the Microprocessor Interface Block Diagram.

There are two microprocessors which work in parallel independently of each other. Input/Output control flags are set by the Data Steering and Control Unit (DSCU) and by the microprocessors in the shared Data Rams. Data is passed between the DSCU and the microprocessors by depositing it in the appropriate Data Ram.

3.1.2 Equipment Descriptions

The DSCU is the RSED unit interfacing with the microprocessors. The functions of the DSCU with respect to the microprocessors are as follows:

- To initialize the microprocessor after power has been turned on. Initialization forces the microprocessor to begin execution of the microprogram at the instruction placed in position Row 0 Column 15 in the ROM. (Reference the INTEL document 3001 Microprogram Control Unit) This is the master reset function.

- To reinitialize the microprocessors at the beginning of each slot. Requirements for processing are that the RSED should accept and process one header word and three data words every slot period. The duration of a slot is 7.8125 milliseconds. The DSCU performs a time monitoring function over the microprocessors by providing a reinitialization pulse at the start of each slot to terminate processing if the microprocessors fail to complete their tasks within the required time constraints. This is the cycle reset function.
MICROPROCESSOR INTERFACE BLOCK DIAGRAM

FIGURE 3.2
The transfer of data from the DSCU to the microprocessors for processing and the return of the processed data is achieved by the setting and resetting of data control flags stored in the appropriate Data Rams. The necessary control requirements observed by both the DSCU and the microprocessor are shown in Table 3.1.

Write requests, i.e. a request for the transfer of unprocessed data from the DSCU to the microprocessor, are made by the microprocessor setting the ZY flag to the value 01. The recognition of this request and the positive response of data transfer into the RAM by the DSCU is communicated to the microprocessor by the DSCU setting the ZY flag to the value 11 on completion of the transfer. Until this setting is made the microprocessor cannot process data. As soon as the microprocessor begins to process the data it resets the ZY flag to the value 00.

When the microprocessor has finished processing the data it makes a read request to the DSCU by setting the X flag to the value 1. The DSCU will not read data from the RAM until the X flag is set to the value 1. When the DSCU has completed the transfer of processed data out of the RAM it resets the X flag to the value 0.

Two areas are reserved in each Data Ram for the data transferred. Each area is both an input and an output area. The R/S code word that is placed in input area A will be read out of the same area A after the results of processing have been written appropriately into area A. Each microprocessor will process only one word at a time but will set the request flag for a second word before the processing of the first word is completed. This permits the transfer of the second word into the Data Ram to be completed or at least started before the microprocessor is ready to begin to process the next word. The second input/output area is referred to as area B.

Access to the Data Rams is shared by the DSCU and the corresponding microprocessor. See Figure 3.2. The microprocessor has the first level of access priority and exercises this on a per instruction basis. If a Read or Write request is inserted into a microinstruction, access to the Data Ram is given to the microprocessor when the instruction is executed. When the microinstruction does not include a Read or Write request, Data Ram access is given to the DSCU. The transfer of a block of data to or from the Data Ram may therefore be interrupted in a time shared memory access manner.

The DSCU is the control unit for all RSED hardware units. It exercises control by cycling through the set of priority levels shown in Table 3.2. Reference Figure 3.1 for RSED units which require a service priority. Table 3.2 shows the relationship between the microprocessors and other RSED units with respect to service priority. The priorities are organized to correspond to external system requirements, encoder time constraints and to decode data flow with respect to the syndrome generator and the microprocessors which share the decode function.
## MICROPROCESSOR READ/WRITE CONTROL

<table>
<thead>
<tr>
<th>FLAG</th>
<th>MEANING</th>
<th>SET BY:</th>
</tr>
</thead>
<tbody>
<tr>
<td>X = 0</td>
<td>Data not ready</td>
<td>DSCU (on read completion)</td>
</tr>
<tr>
<td>X = 1</td>
<td>Data ready</td>
<td>Microprocessor (on decode completion)</td>
</tr>
<tr>
<td>ZY = 00</td>
<td>No write request made</td>
<td>Microprocessor (when processing begins)</td>
</tr>
<tr>
<td>ZY = 01</td>
<td>Write request made</td>
<td>Microprocessor (when processing of a word is near completion)</td>
</tr>
<tr>
<td></td>
<td>(DSCU may write)</td>
<td></td>
</tr>
<tr>
<td>ZY = 11</td>
<td>DSCU has filled</td>
<td>DSCU (on write completion)</td>
</tr>
<tr>
<td></td>
<td>input buffer</td>
<td></td>
</tr>
<tr>
<td>ZY = 10</td>
<td>Not used</td>
<td></td>
</tr>
</tbody>
</table>

### NOTES

1. A set of Read/Write control flags exist for each input/output area in a microprocessor.

2. The flags are stored in fixed locations in the Data Ram used by each microprocessor as follows:

<table>
<thead>
<tr>
<th>RAM ADDRESS (decimal)</th>
<th>X Flag</th>
<th>Area</th>
<th>ZY Flag</th>
<th>Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>126</td>
<td>X Flag</td>
<td>Area A</td>
<td>ZY Flag</td>
<td>Area A</td>
</tr>
<tr>
<td>127</td>
<td></td>
<td></td>
<td>Area B</td>
<td></td>
</tr>
<tr>
<td>254</td>
<td>X Flag</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>255</td>
<td>ZY Flag</td>
<td></td>
<td>Area B</td>
<td></td>
</tr>
</tbody>
</table>

### TABLE 3.1
<table>
<thead>
<tr>
<th>LEVEL</th>
<th>EQUIPMENT/FUNCTION</th>
<th>CONDITION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>External System Data Input/Output</td>
<td>Always</td>
</tr>
<tr>
<td></td>
<td>(Time synchronized event externally controlled)</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Microprocessor Data Ram Read Out</td>
<td>Always</td>
</tr>
<tr>
<td>3</td>
<td>Encoder Data Read Out</td>
<td>Always</td>
</tr>
<tr>
<td>4</td>
<td>Encoder Data Read In</td>
<td>Always</td>
</tr>
<tr>
<td>5</td>
<td>Syndrome Generator Data Read Out</td>
<td>Always</td>
</tr>
<tr>
<td>6</td>
<td>Microprocessor Data Ram Write In</td>
<td>If Syndrome Generator has data ready for read out</td>
</tr>
<tr>
<td>7</td>
<td>Syndrome Generator Data Write In</td>
<td>Always</td>
</tr>
</tbody>
</table>

**TABLE 3.2**
When either a microprocessor Data Ram Read out or Write in service priority is reached in the service cycle, the DSCU searches for a Read/Write request in the following order:

1. microprocessor 1, area A
2. microprocessor 1, area B
3. microprocessor 2, area A
4. microprocessor 2, area B
5. microprocessor 3, area A
6. microprocessor 3, area B

Control has been provided for three microprocessors with an implementation of two.

If a service request is found in the service cycle, the corresponding function is initiated. After completion of the function, the service cycle is restarted from priority level two unless a priority level one occurs. A priority level one is a time synchronized event controlled by the external system and is immediately honoured when it occurs. At this time the microprocessors receive a cycle reset which reinitializes them.

Transfer of data will occur between only one microprocessor and the DSCU at any point in time. Data transfer is also only in one direction at a time. Both these statements are true during the transfer of the whole block of data.

3.1.3 Microprocessor Input/Output

The input and output data sent to and from the microprocessor under the control of the DSCU is shown in Table 3.3. The word numbers used in this table correspond to Data Ram addresses (decimal).

As described in section 3.1.2, four (4) R/S code words, one a header word (short word) and three data words (long words) are sent to the RSED every slot time. The DSCU sends these words to either of the two microprocessors in the order three long words followed by the short word in the fourth position.

A long R/S code word, (31/15), consists of fifteen (15) data characters and sixteen (16) parity characters. A short R/S code word, (16/4) consists of four (4) data characters and twelve (12) parity characters. The same number of characters are transferred to the microprocessor for each type of word, the missing characters in a short word being filled out with eleven (11) leading zeros and four (4) trailing erasures. A block of eighty-four (84) eight (8) bit words are transferred to the Data Ram by a data write function. Refer to words with address four (4) thro eighty-seven (87) in Table 3.3. The block consists of the following data types:
Addresses 4 thru 7 contain label words. The only field used by the microprocessor on input is the 1 bit code select field in word 4. It is used to interpret the input data, the value 0 indicating a long word and the value 1 indicating a short word.

Addresses 8 thru 22 contain data characters. Each data character or leading zero is written into one Data Ram word.

Addresses 23 thru 38 contain parity characters. Each parity character or erasure fill out character is written into one Data Ram word.

Addresses 40 thru 55 contain syndromes. The syndromes are the output of the syndrome generator. There are always sixteen syndromes stored one per Data Ram word.

Address 56 contains the number of erasures. The syndrome generator computes the number of erasures found. The number is sent to the Data Ram for use by the microprocessor.

Addresses 57 thru 87 contain erasure position numbers. A block of 31 words is always sent to the Data Ram. The maximum number of erasures in any R/S word is thirty one. The number of erasures stored in address 56 is used to interpret the validity of this group of words.

A block of thirty-five (35) eight (8) bit words are transferred out of the Data Ram by a data read function. Only nineteen (19) of these words are sent out to the external system as called for by ICWG agreements, reference ITT Avionic's RSED Final Report Data Item A003. The block consists of the following data types:

Addresses 4 thru 7 contain label words. On output data, the microprocessor writes into bits 0 thro 4 of word 7, the data quality word. Bit 4 is set to zero if the R/S word was successfully decoded and bits 0 thro 3 contain the number of errors found. Bit 4 is set to a one if the R/S word could not be decoded, bits 0 thro 3 do not have meaning then.

Addresses 8 thru 22 contain data characters. On output data, these are corrected data characters as applicable if the R/S word was successfully decoded. If the word was not decoded the characters are those sent into the Data Ram.

Addresses 23 thru 38 contain parity characters. These characters are left uncorrected by the microprocessor.
<table>
<thead>
<tr>
<th>RAM ADDRESS</th>
<th>BIT POSITION</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td>UNALLOCATED</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>Label</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>Label</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>Label</td>
</tr>
<tr>
<td>4</td>
<td>Bit 0 Block 0 Block 1 0 Long Code</td>
<td>Label</td>
</tr>
<tr>
<td>5</td>
<td>Word # Word # Word # Word # Word #</td>
<td>Label</td>
</tr>
<tr>
<td>6</td>
<td>Debug Debug Word # Word # Word #</td>
<td>Label</td>
</tr>
<tr>
<td>7</td>
<td>Errata Errata Errata Errata Errata</td>
<td>Label</td>
</tr>
<tr>
<td>8</td>
<td>MSB LSB 31/15 C30</td>
<td>16/4 0's</td>
</tr>
<tr>
<td>9</td>
<td>MSB LSB C29</td>
<td>0's</td>
</tr>
<tr>
<td>10</td>
<td>MSB LSB C28</td>
<td>0's</td>
</tr>
<tr>
<td>11</td>
<td>MSB LSB C27</td>
<td>0's</td>
</tr>
<tr>
<td>12</td>
<td>MSB LSB C26</td>
<td>0's</td>
</tr>
<tr>
<td>13</td>
<td>MSB LSB C25</td>
<td>0's</td>
</tr>
<tr>
<td>14</td>
<td>MSB LSB C24</td>
<td>0's</td>
</tr>
<tr>
<td>15</td>
<td>MSB LSB C23</td>
<td>0's</td>
</tr>
<tr>
<td>16</td>
<td>MSB LSB C22</td>
<td>0's</td>
</tr>
<tr>
<td>17</td>
<td>MSB LSB C21</td>
<td>0's</td>
</tr>
<tr>
<td>18</td>
<td>MSB LSB C20</td>
<td>0's</td>
</tr>
<tr>
<td>19</td>
<td>MSB LSB C19</td>
<td>0's</td>
</tr>
<tr>
<td>20</td>
<td>MSB LSB C18</td>
<td>DATA</td>
</tr>
<tr>
<td>21</td>
<td>MSB LSB C17</td>
<td>0's</td>
</tr>
<tr>
<td>22</td>
<td>MSB LSB C16</td>
<td>0's</td>
</tr>
<tr>
<td>23</td>
<td>MSB LSB C15</td>
<td>Parity</td>
</tr>
</tbody>
</table>

* See last chart page.
<table>
<thead>
<tr>
<th>RAM ADDRESS</th>
<th>BIT POSITION</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>MSB</td>
<td>LSB 31/15</td>
</tr>
<tr>
<td>25</td>
<td>MSB</td>
<td>LSB C14</td>
</tr>
<tr>
<td>26</td>
<td>MSB</td>
<td>LSB C13</td>
</tr>
<tr>
<td>27</td>
<td>MSB</td>
<td>LSB C12</td>
</tr>
<tr>
<td>28</td>
<td>MSB</td>
<td>LSB C11</td>
</tr>
<tr>
<td>29</td>
<td>MSB</td>
<td>LSB C10</td>
</tr>
<tr>
<td>30</td>
<td>MSB</td>
<td>LSB C09</td>
</tr>
<tr>
<td>31</td>
<td>MSB</td>
<td>LSB C08</td>
</tr>
<tr>
<td>32</td>
<td>MSB</td>
<td>LSB C07</td>
</tr>
<tr>
<td>33</td>
<td>MSB</td>
<td>LSB C06</td>
</tr>
<tr>
<td>34</td>
<td>MSB</td>
<td>LSB C05</td>
</tr>
<tr>
<td>35</td>
<td>MSB</td>
<td>LSB C04</td>
</tr>
<tr>
<td>36</td>
<td>MSB</td>
<td>LSB C03</td>
</tr>
<tr>
<td>37</td>
<td>MSB</td>
<td>LSB C02</td>
</tr>
<tr>
<td>38</td>
<td>MSB</td>
<td>LSB C01</td>
</tr>
<tr>
<td>39</td>
<td>MSB</td>
<td>LSB C00</td>
</tr>
<tr>
<td>40</td>
<td>MSB</td>
<td>LSB SPARE</td>
</tr>
<tr>
<td>41</td>
<td>MSB</td>
<td>LSB S1</td>
</tr>
<tr>
<td>42</td>
<td>MSB</td>
<td>LSB S2</td>
</tr>
<tr>
<td>43</td>
<td>MSB</td>
<td>LSB S3</td>
</tr>
<tr>
<td>44</td>
<td>MSB</td>
<td>LSB S4</td>
</tr>
<tr>
<td>45</td>
<td>MSB</td>
<td>LSB S5</td>
</tr>
</tbody>
</table>

*See last chart page.
<table>
<thead>
<tr>
<th>RAM ADDRESS</th>
<th>BIT POSITION</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>46</td>
<td>MSB</td>
<td>LSB S7</td>
</tr>
<tr>
<td>47</td>
<td>MSB</td>
<td>LSB S8</td>
</tr>
<tr>
<td>48</td>
<td></td>
<td>LSB S9</td>
</tr>
<tr>
<td>49</td>
<td></td>
<td>S10 Syndrome</td>
</tr>
<tr>
<td>50</td>
<td></td>
<td>S11</td>
</tr>
<tr>
<td>51</td>
<td></td>
<td>S12</td>
</tr>
<tr>
<td>52</td>
<td></td>
<td>S13</td>
</tr>
<tr>
<td>53</td>
<td></td>
<td>S14</td>
</tr>
<tr>
<td>54</td>
<td></td>
<td>S15</td>
</tr>
<tr>
<td>55</td>
<td></td>
<td>S16</td>
</tr>
<tr>
<td>56</td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td>57</td>
<td></td>
<td>Number of Erasures 31/15 16/4</td>
</tr>
<tr>
<td>58</td>
<td></td>
<td>$E_L$ 1. There are as many $E_L$'s as there are erasures.</td>
</tr>
<tr>
<td>59</td>
<td></td>
<td>2. The $E_L$'s are packed</td>
</tr>
<tr>
<td>60</td>
<td></td>
<td>3. The $E_L$'s are in descending order 30 thru 0</td>
</tr>
<tr>
<td>61</td>
<td></td>
<td>4. The maximum number of $E_L$'s is 31.</td>
</tr>
<tr>
<td>62</td>
<td></td>
<td>5. Positions are given as binary numbers</td>
</tr>
<tr>
<td>63</td>
<td></td>
<td>$E_{10}$</td>
</tr>
<tr>
<td>64</td>
<td></td>
<td>$E_{11}$</td>
</tr>
<tr>
<td>65</td>
<td></td>
<td>$E_{12}$</td>
</tr>
<tr>
<td>66</td>
<td></td>
<td><em>See last chart page.</em></td>
</tr>
<tr>
<td>67</td>
<td></td>
<td>13</td>
</tr>
<tr>
<td>RAM ADDRESS</td>
<td>BIT POSITION</td>
<td>DESCRIPTION</td>
</tr>
<tr>
<td>-------------</td>
<td>--------------</td>
<td>-------------</td>
</tr>
<tr>
<td>69</td>
<td>5 4 3 2 1 0</td>
<td>E13</td>
</tr>
<tr>
<td>70</td>
<td></td>
<td>E14</td>
</tr>
<tr>
<td>71</td>
<td></td>
<td>E15</td>
</tr>
<tr>
<td>72</td>
<td></td>
<td>E16</td>
</tr>
<tr>
<td>73</td>
<td></td>
<td>E17</td>
</tr>
<tr>
<td>74</td>
<td></td>
<td>E18</td>
</tr>
<tr>
<td>75</td>
<td></td>
<td>E19</td>
</tr>
<tr>
<td>76</td>
<td></td>
<td>E20</td>
</tr>
<tr>
<td>77</td>
<td></td>
<td>E21</td>
</tr>
<tr>
<td>78</td>
<td></td>
<td>E22</td>
</tr>
<tr>
<td>79</td>
<td></td>
<td>E23</td>
</tr>
<tr>
<td>80</td>
<td></td>
<td>E24</td>
</tr>
<tr>
<td>81</td>
<td></td>
<td>E25</td>
</tr>
<tr>
<td>82</td>
<td></td>
<td>E26</td>
</tr>
<tr>
<td>83</td>
<td></td>
<td>E27</td>
</tr>
<tr>
<td>84</td>
<td></td>
<td>E28</td>
</tr>
<tr>
<td>85</td>
<td></td>
<td>E29</td>
</tr>
<tr>
<td>86</td>
<td></td>
<td>E30</td>
</tr>
<tr>
<td>87</td>
<td></td>
<td>E31</td>
</tr>
</tbody>
</table>

* Bit 5 is used as an Erasure Indicator which is valid only for words 8 thro 38.
3.1.4 Function Description

The functions to be performed by the microprocessor program are part of the process of decoding a R/S code word. Erasure position location, the computation of the number of erasures and the syndrome generation are performed by non microprocessor RSED hardware units. Reference ITT Avionic’s Final Report Data Item A003, Appendix A, Reed-Solomon Hardware Functional Specification, Number RS-9, for a description of these functions. The results of these computations are transferred to the Data Ram for use by the microprocessor which completes the decoding process. The functions performed by the microprocessor program are as follows:

- Erasure Polynomial Generation

  The erasure polynomial is defined as the following product

  \[ s \prod_{i=1}^{s} \left( 1 + \sigma_{E_i} x \right) \]

  for all \( i = 1, \ldots, s \)

  where \( s \) = number of erasures

  and \( E_i \) = erasure locations

  in power form

  The microprocessor program computes this product and stores the result in the Data Ram.

- Modified Syndrome Computation

  The modified syndromes are defined as a set of terms \( T_j \) derived from the product of the syndromes and the coefficients of the erasure polynomial in the following manner:

  \[
  T_j = \sum_{i=0}^{S} S_{S+j-i} \sigma_{E_i} \]

  where \( S_i \) = Syndromes

  \( i = 1, 2, \ldots, 16 \)

  and \( \sigma_{E_i} \) = erasure polynomial coefficients

  \( i = 0, 1, \ldots, s \)

  \( s \) = number of erasures

  and \( j = 1, 2, \ldots, (16-s) \)

  The microprocessor program computes these terms and stores the results in the Data Ram.
Error Location Polynomial Generation

The error polynomial is defined as:

\[ \sigma_{(u)}(X) = \sum_{i=0}^{n} \sigma_{i} X^{u} \]

where

\( u \) = current iteration, \( u = -1, 0, 1, \ldots \) (16-s)
\( s \) = number of erasures

The generation of the error polynomial is an iterative process, successive iterations depending on the results of previous iterations. The \((u+1)\)th iteration is defined as:

Equation 1

\[ \sigma_{(u+1)}(X) = \sigma_{(u)}(X) + d_{u} \phi(X) \]

where

\( \phi \) = a selected previous iteration
\( d_{u} \) = a coefficient index, GF32 element
\( d_{u} = a \) = a decimal computation number
\( u - lu \) = a decimal computation number

Initial iterations are defined as follows:

<table>
<thead>
<tr>
<th>Iteration</th>
<th>Polynomial</th>
<th>( du )</th>
<th>( lu )</th>
<th>( u-lu )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( u )</td>
<td>( \sigma_{(u)}(X) )</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>-1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>-1</td>
</tr>
</tbody>
</table>

where

\( T_{m} \) = the modified syndromes
and

\( m = 1, 2, \ldots \) (16-s)

Using these initial iterations, succeeding iterations can be computed using Equation 1 (defined above) and Equations 2 and 3 (defined below).
Equation 2

\[ du = \sum_{m+n=u+1} T_m \sigma_n^{(u)} \]

\[ = T_{u+1} \sigma_0^{(u)} + \cdots + T_0 \sigma_{u+1}^{(u)} \]

where \( \sigma_s \) are the coefficients of \( \sigma^{(u)}(X) \)

and

if \( du = 0 \), then \( \sigma^{(u)}(X) = \sigma^{(u)}(X) \) and \( u+1 = u \)

Equation 3

When \( du \neq 0 \), \( \rho \) is a previous iteration selected so that

\[ d\rho \neq 0 \]

\[ l = \text{maximum of } l \text{ and } l + (u - \rho) \]

\[ u+1 \]

The microprocessor program computes the coefficients of the error polynomial and stores the results in the Data Ram.

0 Solving for Roots of the Error Location Polynomial

The error location polynomial is defined as

\[ \sigma_e(X) = \sum_{n=0}^{t} \epsilon_n \sigma_e(X)^n \]

If the roots of the polynomial are defined as

\[ \lambda^j, \text{ where } j = 0, 1, \ldots, t \]
then

$$\sum_{n=0}^{t} \sigma_{e_n}(\lambda) = 0 \quad \text{for all values of } j.$$  

The microprocessor program determines which values of $\lambda$ cause the polynomial expression to reduce to zero. It then determines the inverse values of the $\lambda$ values. The inverse values are defined as $\beta_{e_i}$ where

$$\beta_{e_i} = \lambda^{3t-j} \quad \text{when } \sigma_{e}(\lambda) = 0$$

The program stores the $\beta$ values in the Data Ram. These inverse root values are the locations of the errors in the R/S code word.

**Errata Polynomial Generation**

The errata (i.e. the combination of errors and erasures) polynomial is a function of the syndromes, the erasure polynomial and of the error polynomial. It is defined as $\tilde{Z}(X)$ where $Z(X)$ is defined as

$$Z(X) = (1 + S(X)) \sigma_{E}(X) \sigma_{e}(X)$$

$\gamma_i$ are the coefficients of $Z(X)$

and

$$\tilde{Z}(X) = X^{s+t} Z(1/X)$$

$$= \sum_{i=s+t-A}^{s+t} \gamma_i X^{i-s-t}$$

where $A \leq s+t$

Only the coefficients $X, X, X, \ldots, X$ are required.

and

$$S(X) = \text{The syndromes } S, S, \ldots, S$$

$$1 \quad 2 \quad \ldots \quad 16$$

$\sigma_{E}(X)$ = The coefficients of the erasure polynomial

$\sigma_{e}(X)$ = The coefficients of the error polynomial
The microprogram computes the required coefficients and stores the results in the Data Ram.

- **Errata Value Calculation**

An errata value is defined as the value which must be added to an erroneous received character in the R/S word being decoded. Addition in this process is Galois addition, which is equivalent to an exclusive or function. Received data characters which are determined to be either erasures or errors will be corrected. The received parity characters will not be corrected.

If \( E_i \) and \( e_i \) are the erasure and error locations, then the errata locations are defined as \( \beta_i \) for \( i = (E, e) \)

The errata correction value \( C \) is defined as

\[
C_i = \frac{\tilde{Z}(\beta_i)}{\beta_{i}^{II}(\beta_i + \beta_j)} \quad \text{for all } i, j = E \text{ or } e
\]

and

\[
C_i = \varnothing (00000) \quad \text{for all } i, j \neq E \text{ or } e
\]

\( \tilde{Z}(X) = \tilde{Z}(\beta_i) \) is as defined in the Errata Polynomial Generation Function.

The microprogram computes the required errata correction values and corrects the corresponding received R/S character which is stored in the appropriate input/output area as described in sections 3.1.2 and 3.1.3.
Evaluation of R/S Code Words Without Errata Function

The microprocessor program will... detect the absence of errata in the R/S code word. The absence of erasures is determined by the value of the 'number of erasures' field, input to the microprocessor. The absence of errors is determined by an examination of the syndromes which are also input to the microprocessor. If all the syndromes each have the value of zero, then there are no errors in the R/S code word.

Decode Failure Functions

The microprocessor program will perform the following decode failure checks:

1. If the number of erasures is greater than 16, a decode failure will be declared.

2. If the following relationship is true, a decode failure will be declared.

\[ 2e + E > 16 \]

where \( e = \) the number of errors

\( E = \) the number of erasures

3. If the number of distinct (nonequal) roots found is less than the degree of the error polynomial, then a decode failure will be declared.

The occurrence of any one of these conditions is an indication that the power of the code has been exceeded.

Data Quality Function

The microprocessor program will provide an indication of the quality of the data received. When an R/S code word has been decoded an indication of this fact is inserted into an output label word, together with the number of errors (not erasures) detected. When an R/S code word has been declared a decode failure, then an indication of this failure is provided. Reference section 3.1.3 for details of the data quality word, word 7 of the input/output area.
APPENDIX A

REED-SOLOMON SOFTWARE ALGORITHM

SPECIFICATION NUMBER RS-10
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Symbol</th>
<th>Page No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>Erasure Polynomial Generator</td>
<td>$\mathcal{E} (X)$</td>
<td>APGEN 1</td>
</tr>
<tr>
<td>2.0</td>
<td>Modified Syndromes</td>
<td>$T_j$</td>
<td>MSYN 2</td>
</tr>
<tr>
<td>3.0</td>
<td>Error Location Polynomial</td>
<td>$S_e (X)$</td>
<td>EPGEN 4</td>
</tr>
<tr>
<td>4.0</td>
<td>Error Locations</td>
<td>$\mathcal{E}_e (X)$</td>
<td>EFVAL 10</td>
</tr>
<tr>
<td>5.0</td>
<td>Modified Errata Evaluator Polynomial</td>
<td>$Z (X)$</td>
<td>RPGEN 11</td>
</tr>
<tr>
<td>6.0</td>
<td>Errata Value Calculation</td>
<td>$C_i'$</td>
<td>RPVAL 13</td>
</tr>
</tbody>
</table>
1.0 Erasure Polynomial Generator (APGEN)

1.1 Input:

\[ E_1, l = 1, \ldots, s \text{ Erasure Location Numbers} \]

(If \( r_k \equiv \text{erasure}, E_1 = k, \forall k \))

1.2 Output: \( \Delta + 1 \text{ Coef. } \sigma_{E_1}^i \quad i = 0, \ldots, s \)

\[ \sigma_{E_1}^0 = 1, \text{ Coef. of Erasure Polynomial} \]

\[ \sigma_{E_1}^i = \frac{1}{\Delta} \sum_{l=1}^{\Delta} \left( 1 + \beta_{E_1}^l x \right) \]

where \( \beta_{E_1}^l = \text{Inverse roots of } \sigma_{E_1}^i(x) = \alpha_{E_1}^i \)

1.3 Process:

In general

\[ \sigma_{E_1}^0 = 1 \]

\[ \sigma_{E_1}^1 = \sum_{E_1} \sigma_{E_1}^2 \]

\[ \sigma_{E_2} = \sum_{E_1, E_2} \beta_{E_1} \beta_{E_2} \]

\[ \sigma_{E_{s-1}} = \sum_{E_{s-1}} \left( \frac{1}{\Delta} \right) \beta_{E_1} \beta_{E_{s-1}} \]

1
Simplify notation $\beta_i \equiv \beta_{Ei}$.

can compute $\sigma_{Ei}$ by the following iterative process.

Define $A_1(s) = \sigma_{Ei}$, $i = 0, \ldots, s$

where $A_1(j)$ = the $j^{th}$ value of $A_1$ iterate till $j = s$

$A_1(j) = A_{i-1}(j-1) \beta_j + A_i (j-1)$ ; $i < j$

$A_1(i) = A_{i-1} (i-1) \beta_i + 0$; $j = i$

$A_1(i) = 0$; $i > j$

$A_0(j) = A_0 (j-1) = 1$; $\forall j$

**First iteration $j = 1$**

$A_0(1) = 1$

$A_1(1) = \beta_1$

**$i = 2$**

$A_0(2) = 1$

$A_1(2) = A_0(1) \beta_2 + A_1(1) = \beta_2 + \beta_1$

$A_2(2) = A_1(1) \beta_2 + A_2(1) = 1 \cdot \beta_2 + \beta_1 \beta_2$ etc.

2.0 Modified Syndromes $T_j$ MSYNG

2.1 Inputs

$S_i$ $i = 1, \ldots, 16$

$\sigma_{Ei}$ $i = 0, \ldots, s$ $\sigma_{Eo} = 1$

Simplify notation $\sigma_{Ei} = \sigma_i$
2.2 Output

\[ T_j \quad j = 1, \ldots, (16-s) \]

2.3 Process:

\[ T_j = \sum_{i=0}^{\Delta} S_{s+j-1} \sigma_i \]

i.e.,

\[ T_1 = S_{s+1} + \sigma_1 S_s + \sigma_2 S_{s-1} + \cdots + \sigma_s S_1 \]

\[ T_2 = S_{s+2} + \sigma_1 S_{s+1} + \sigma_2 S_s + \cdots + \sigma_s S_2 \]

\[ T_{16-s} = S_{16} + \sigma_1 S_{15} + \sigma_2 S_{14} + \cdots + \sigma_s S_{16-s} \]

Array:

\[
\begin{array}{cccc}
X_0 & \sigma_0 & Y_0(1) & S_{s+1} & Y_0(2) & S_{s+2} \\
X_1 & \sigma_1 & Y_1(1) & S_s & Y_1(2) & S_{s+1} \\
X_2 & \sigma_2 & Y_2(1) & & & \\
\vdots & \vdots & \vdots & \vdots & \vdots & \\
X_s & \sigma_s & Y_s(1) & S_1 & Y_s(2) & S_2 \\
\end{array}
\]

\[ T_1 = \sum_{i=0}^{\Delta} X_i Y_{1}(1) \]

\[ T_2 = \sum_{i=0}^{s} X_i Y_{1}(2) \]

Push down Stack
2.4 Modified Syndromes  Berlekamp Notation

In general case, define $T_j^1$ as the coefficient of $X^j$ in the equation.

$$(1 + S(X)) \sigma_E(X) = T^1(X) = \sum_{j=0}^{s+16} T_j^1 X^j$$

$$S(X) = \sum_{i=1}^{16} S_i X^i$$

$$\sigma_E(X) = \sum_{i=0}^{s} \sigma_{E_i} X^i, \quad s = \# \text{ of erasures}$$

Then $T_i$'s on previous page are $T_i = T_{s+i}^1$

3.0 Error Location Polynomial  $\sigma_e(X)$  EPGEN

3.1 Input

Modified Syndromes $T_j^1$ (5 bits)
$$j = 1, \ldots, (16-s)$$

Where $s = \text{number of Erasures}$

If $s = 0$; $T_j = S_j^1$, $j = 1, \ldots, 16$
3.2 Output

\( t + 1 \) Coefficient of Error Location

Polynomial (5 bits) \( \overline{\sigma^{(t)}_{e_1}} \), \( i = 0, \ldots, t \)

\( t = \) number of errors

where \( \overline{\sigma^{(t)}_{e_0}} \equiv 1 \)

3.3 Process - Simplify notation \( \overline{\sigma^{(t)}_{e_1}} = \overline{\sigma^{(t)}} \)

3.3.1 Option 1 Berlekamp Algorithm

This is iterative Process \( K = 0, \ldots, (16-s) \)

Define values of \( K^{th} \) iteration (depends only on \( K-1 \))

\[
\overline{\sigma^{(K)}(X)} = \sum_{i=0}^{n} \overline{\sigma^{(K)}_{i}} X^i = \text{Error Loc. Polynomial}
\]

\( \overline{\sigma^{(K)}_{i}} \) \( GF \) (32) element

\[
\overline{f^{(K)}(X)} = \sum_{i=0}^{m} \overline{f^{(K)}_{i}} X^i = \overline{\tau_{au}} \text{ Polynomial}
\]

\( \overline{f^{(K)}_{i}} = GF(32) \) element

\( B(K) = \text{Computation Number (Decimal)} \)

\( D(K) = \text{Computation Number (Decimal)} \)

\( \triangle^{(K)} = \text{Coefficient index - GF(32) element} \)

0th Iteration

Define \( \overline{\sigma^{(0)}(X)} \equiv 1 \)

\( \overline{f^{(0)}(X)} \equiv 1 \)
\[ D(0) \equiv 0 \]
\[ B(0) \equiv 0 \]

In general
\[ \triangle (K) = \sum_{m+n=k+1} T_m \sigma_n^{(K)} = T_{K+1} \sigma_0^{(K)} + T_K \sigma_1^{(K)} + \ldots + T_0 \sigma_{K+1}^{(K)} \]

Define \( T_0 \equiv 1 \)

i.e.,
\[ \triangle (K) = \text{Coefficient of } x^{K+1} \text{ in } (1+T(x)) \sigma^{(K)}(x) \]

\[ T(x) = 1 + \sum_{i=1}^{16} T_i x^i \]

\[ \sigma^{(K+1)}(x) = \sigma^{(K)}(x) + \triangle^{(K)} \tau^{(K)}(x) x \]

or \[ \sigma_i^{(K+1)} = \sigma_i^{(K)} + \triangle^{(K)} \tau_i^{(K)}(x) \]

\[ \forall i \leq \text{max degree} \]

The value of \( D(K+1), B(K+1) \) and \( \tau^{(K+1)}(x) \) are computed from the two equations A and B by the rules below.

A: \( D(K+1) = D(K) \)

\[ B(K+1) = B(K) \]

\[ (K+1) \]

\[ \tau^{(K+1)}(x) = \tau^{(K)}(x) \text{ or } \tau_i^{(K+1)} = \tau_i^{(K)} \]
B: \( D(K+1) = K+1 - D(K) \) (decimal arithmetic)
\( B(K+1) = 1 - B(K) \) (decimal arithmetic)
\[ \bigoplus_{i=1}^{n} \frac{1}{\Delta^{(K)}} \]

Continue until \( K = 16-s \) and \( \bigoplus_{e}^{(X)} = \bigoplus_{e}^{(16-s)} \).

3.3.2 Option 2 Shu Lin Algorithm (Berlekamp Modified)

Iterative process with reliance on earlier results,

\( u \) iteration depends on \( u-1, u-2, \) etc..

Define values of \( u \) iteration, \( u = -1, \ldots, (16-s) \).

\[ \bigoplus_{u}^{(X)} = \sum_{i=0}^{n} \bigoplus_{i}^{(u)} X = \text{error location polynomial} \]

\( d = \text{Coef Index GF32 element } \equiv \Delta^{(K)}\)

\( l = \text{Computation number} \) (decimal)

\( u - 1 \) = Computation Number (decimal)
Define:

\[
\begin{align*}
\sum^{(-1)}(X) &= 1 \\
\sum^{(0)}(X) &= 1 \\
d^{(-1)} &= 1 \\
d^{0} &= T \\
l^{(-1)} &= 0 \\
l^{0} &= 0 \\

(16-s) \\
\sum_{e}(X) &= \sum_{e}(X)
\end{align*}
\]

In general, compute the 1st row according to the value of \(d\) by (A') or (B') where:

\[
d^{u} = \sum_{\sum_{m+n=u+1} T^{(u)}} T^{(u)} + \ldots + T^{(u)}
\]

\[
T^{(u)} = 1 \\
0
\]

A': If \(d = 0 \) (00000)

\[
d^{u+1} = \sum_{m+n=u+1} T^{(u)} \\
\sum^{(u+1)}(X) = \sum^{(u)}(X)
\]

\[
l^{u+1} = 1 \\
l^{u+1} = u
\]

B': If \(d \neq 0\) find previous row, \(\rho\), such that \(d^{\rho} \neq 0\)
and $(\rho - 1_\rho) \geq (\tau - 1_\tau) \quad \forall \tau < u$

(or $(\rho - 1_\rho)$ is maximum)

\[ (\rho - 1_\rho) \geq (\tau - 1_\tau) \quad \forall \tau < u \]

\[ (u+1)^{(u)} \quad (u) \quad -1 \quad u-\rho \quad (\rho) \]

Then \[ \bar{\sigma}^{(u+1)}(x) = \sigma^{(u)}(x) + d_d \sigma^{(u)}(x) \]

\[ \sigma^{(u+1)}(x) = \sigma^{(u)}(x) + d_d \sigma^{(u)}(x) \]

or \[ \bar{\sigma}^{(u+1)}(x) = \sigma^{(u)}(x) + d_d \sigma^{(u)}(x) \]

1 = Max \[ \left[ 1, l_\rho + u - \rho \right] \]

\[ u + 1 \]
4.0 Inverse Roots of $\sigma_e(X) = \beta_e i = 1, \ldots, t$ EPVAL

4.1 Input

$t + 1$ coefficients of $\sigma_e(X) = \sigma_{e_i} i = 0, \ldots, t$

$\sigma_{e_0} \equiv 1$

4.2 Output

$t$ distinct inverse roots of $\sigma_e(X)$

If there are less than $t$ roots then decoding is in error and an error will be flagged.

$\beta_{e_i} i = 1, \ldots, t$

$\beta_{e_i} = \lambda^{e_i}$ error in location $r_{e_i}$

4.3 Process

Compute $\sigma_e(X)$ $\lambda^j$

If $\sigma_e(\lambda^j) \equiv \phi$, (00000)

Then $\beta_{e_i}^{-1} = \lambda^j$ and $\beta_{e_i} = \lambda^{31-j}$

$\sigma_e(\lambda^j) = \sum_{n=0}^{\lambda} \sigma_{e_n}(\lambda^j)^n$

can be computed sequentially as $S_K$

$\sigma_e(\lambda^j) = ((\sigma_{e_t} \lambda^j + \sigma_{e_{t-1}}) \lambda^j + \sigma_{e_{t-2}}) \lambda^j + \ldots.$
5.0 Errata Evaluator Polynomial \( \sim Z(X) \) RPGEN

5.1 Input

Sixteen Syndromes \( S_1 \) \( \ldots \) \( S_{16} \)

\( s = \) coefficients of the Erasure Polynomial \( s \)

\( t = \) coefficients of the Error Location Polynomial

5.2 Output

Coefficients of \( \gamma_i \) (a variable number)

5.3 Process

\[
Z(X) = (1 + S(X)) E(X) e(X) = \sum_{i=0}^{s+t} \gamma_i X^i
\]

\[
= (1 + S(X)) E(X) e(X) \mod Z^{s+t+1}
\]

Only the coefficients of \( X^0, X^1, X^2, \ldots X^{s+t} \) are required where \( s \) = \# of erasures = the degree of \( E(X) \)

\( t \) = \# of errors = the degree of \( e(X) \)

\[
\gamma_i = \sum_{E_1 \subset E, e_m \subset e} S_k \quad \gamma_0 = 1, \quad e_0 = 1, \quad E_0 = 1
\]

for all \( K + 1 + m = i \)
Note:

It is possible for \( \gamma_i = 0 \) for \( i > A, \ A < s + t \)

\[
\sum_{i=0}^{A} \gamma_i x^i, \quad A \leq s + t
\]

Now \( \tilde{Z}(x) = x^{s+t} \) \( \tilde{Z}(1/x) = \sum_{i=s+t-A}^{s+t} \gamma_i x^i \)

where \( \gamma_i = \gamma_{s+t-i} \) \( i = (s + t - A), \ldots, (s + t) \)
6.0 Errata Value Calculator (RPVAL)

6.1 Input

s+t values $\beta_{E_i} \neq \beta_{e_i}$

all inverse roots of $\sum_E(X)$ and $\sum_e(X)$

where $\beta_{E_i} = \alpha_i^E$ Denotes errata in received

$\beta_{e_i} = \alpha_i^e$ character $r_{E_i}$ and $r_{e_i}$

Let $\beta_{E_i}$ and $\beta_{e_i}$ be denoted by $\beta_i$

where $i = E_i$ or $e_i$

Then $\beta_i = \alpha_i^1 \quad i = (E_i, e_i) = \text{errata location}$

6.2 Output

$C_i' = \text{Errata value for location } i$

$i = 16, \ldots, 30 \quad (\text{all data locations})$

6.3 Process

$C_i' = 0 \ (00000) \quad \forall i \neq E_i \text{ or } e_i$

$C_i' = \frac{\bar{Z}(\beta_i)}{\prod_{i \neq j} (\beta_i + \beta_i)} \quad \forall i, j = E_i \text{ or } e_i$
\[ \tilde{Z}(\beta_i) = \sum_{n=s+t-A}^{s+t} \tilde{y}_n(\beta_i)^n \]

can be computed sequentially as in \( S_k \) computation

\[ \tilde{Z}(\beta_i) = (\tilde{y}_{s+t-1} + \tilde{y}_{s+t} \beta_i + \tilde{y}_{s+t-2} \beta_i) \]

Option 2:

\[ C'_1 = \frac{Z(\beta_i)^{-1}}{\prod_{i \neq j} (1 + \beta_j/\beta_i)^{-1}} \]

where \( \beta_i^{-1} = \beta_{e_1}^{-1} = \alpha^{31-e_i} \)

\[ \beta_i^{-1} = \beta_{E_1}^{-1} = \alpha^{31-E_i} \]