This research expanded our previous research in communications, control and arbitration for optical fiber technology to multiprocessor multi-stage interconnection structures. In particular, have developed a new architecture and a new class of control algorithms which are appropriate for many space, wavelength and time switched reconfigurable optical interconnection structures. The algorithms use the locality in the message traffic of multiprocessor systems to reduce the control overhead associated with optical reconfiguration.
This research expended our previous research in communications, control and arbitration for optical fiber technology to multiprocessor multi-stage interconnection structures. In particular, have developed a new architecture and a new class of control algorithms which are appropriate for many space, wavelength and time switched reconfigurable optical interconnection structures. The algorithms use the locality in the message traffic of multiprocessor systems to reduce the control overhead associated with optical reconfiguration.
Final Technical Report
For:
The Air Force Office of Scientific Research
Electronic and Material Sciences Directorate

Reconfigurable Opto/Electronic Multiprocessor Interconnection Structures

Grant Number: F-49620-92-1-0023
Contract Period: 11/92 - 11/95

by:

Donald M. Chiarulli  Steven P. Levitan  Rami G. Melhem
Department of  Department of  Department of
Computer Science  Electrical Engineering  Computer Science
(412) 624-8839  (412) 648-9663  (412) 624-8426
don@cs.pitt.edu  steve@ee.pitt.edu  melhem@cs.pitt.edu
University of Pittsburgh
Pittsburgh, PA 15260

Project Summary

This research extended our previous research in communications, control, and arbitration for optical fiber technology to multiprocessor multi-stage interconnection structures. In particular, have developed a new architecture and a new class of control algorithms which are appropriate for many space, wavelength and time switched reconfigurable optical interconnection structures. The algorithms use the locality in the message traffic of multiprocessor systems to reduce the control overhead associated with optimal reconfiguration.
1 Project Objectives

Our research has been an investigation of the design issues for a highly scalable multiprocessor interconnection network using optical technology to overcome the wiring complexity and cost of conventional systems. The issues to addressed were scalability and throughput. To overcome the problem of scalability caused by fanout limitations, the system must be based on a reconfigurable interconnect. To overcome the throughput problem which comes from the bottleneck of message routing and control we must amortize the control overhead over several messages. We do this using the locality in the message traffic. The technique is called state sequence routing. It uses no explicit address headers, rather the network is stepped though a repeated sequence of routing states. This is similar to multiplexing, but only uses the states required to meet the current needs of the message traffic. The control sequence evolves over time to the changing traffic needs. Control bandwidth requirements are reduced to the speed of changes in the message traffic rather than the speed of the messages themselves. The relevance (and dual use) of this work comes from the need to provide multiprocessor interconnection structures for the next generation of parallel supercomputers which will be required for both military and commercial applications.
2 Major Project Contributions

2.1 Partitioned Optical Passive Star Architecture

This portion of the project resulted in a scalable electro-optical interconnection network architecture which is suitable for tightly coupled multiprocessors. The architecture is called a Partitioned Optical Passive Star (POPS). It is a type of multiple passive star topology in which only constant and symmetric coupler fanouts are used and in which exactly one coupler is traversed on any path through the network. Control is based on the state sequence routing paradigm which multiplexes the network between a small set of control states and defines a control operation to be a transformation of those states.

These networks have highly scalable characteristics for optical power budget, resource count, and message latency. Optical power is uniformly distributed and the size of the system is not hard limited by the power budget. Resource complexity grows with asymptotic complexity $O(n)$ for the couplers, $O(n\sqrt{n})$ for transceivers, and $O(n \log(n))$ for control. In this work, we developed a static analysis and a simulation of dynamic performance which demonstrates the ability of a POPS design to support 1024 nodes using current device and coupler technology. Detailed presentations of these results were made in publications [3][7][8][10] and [14].

2.2 Distributed State Sequence Routing Control

Hybrid optoelectronic computing structures are required to provide the information processing capabilities for the next generation of computing and communications systems. Reconfigurable optoelectronic interconnection networks are networks constructed of optical waveguides in which messages are switched or routed by means of optoelectronic devices. For these networks, the dichotomy between the bandwidth of the optical channels which carry messages and the performance of the electronic controllers and decoders which determine the routing and destination of those messages is a significant bottleneck. We have introduced a new class of routing algorithms for reconfigurable networks designed to bridge this gap in optical versus electronic performance. The algorithms are based on a new control paradigm which exploits the locality in multiprocessor communication streams to reduce the control latency inherent in reconfigurable interconnection structures. In addition, we have shown that this problem maps directly to the problem of page replacement in a virtual memory hierarchy. Thus, our solution is well suited to networks for multiprocessor applications. The results from this portion of the project are reported in [3][9][11][13][15][17][18][20][21] and [23].

2.3 Predictive Control of Opto-Electronic Reconfigurable Interconnection Networks Using Machine Learning

As an extension to our work in State Sequence Control, a prediction unit (PU) was trained on-line to learn and predict repetitive memory access patterns for three applications, 2-D relaxation algorithm, matrix multiply and Fast Fourier Transform. The predictions were used by a state sequence routing control algorithm to reduce control latency by providing needed paths before they
were requested. Hiding the control latency seen by each access improves multiprocessor performance significantly. The new technique hides control latency by employing a time-delay neural network (TDNN) as a prediction technique that learns the current processor-memory access patterns and predicts the need to reconfigure the IN. Training and prediction of the TDNN is performed on-line. The TDNN is able to learn repetitive patterns and predict the need to reconfigure the IN thus, effectively hiding control latency of processor-memory accesses. These results are reported in [1][4][6].

3 Project Publications


