REPORT OF
DEPARTMENT OF DEFENSE
ADVISORY GROUP ON ELECTRON DEVICES

SPECIAL TECHNOLOGY AREA REVIEW
ON
COMPUTER AIDED DESIGN

MARCH 1993

OFFICE OF THE UNDER SECRETARY OF DEFENSE FOR ACQUISITION
WASHINGTON, D.C. 20301-3140
THIS REPORT IS A PRODUCT OF THE DEFENSE ADVISORY GROUP ON ELECTRON DEVICES (AGED). THE AGED IS A FEDERAL ADVISORY COMMITTEE ESTABLISHED TO PROVIDE INDEPENDENT ADVICE TO THE OFFICE OF THE DIRECTOR OF DEFENSE RESEARCH AND ENGINEERING. STATEMENTS, OPINIONS, RECOMMENDATIONS, AND CONCLUSIONS IN THIS REPORT DO NOT NECESSARILY REPRESENT THE OFFICIAL POSITION OF THE DEPARTMENT OF DEFENSE.
PREFACE

The purpose of this study was twofold: to assess U.S. capabilities in computer aided design as it relates to the cost-effective development, deployment and upgrading of military components and systems; and to determine how DoD could help fill gaps in the current program and significantly reduce acquisition and life-cycle costs in the future through a highly coordinated initiative in this area.

The study was performed by DoD's Advisory Group on Electron Devices—specifically by AGED's Working Groups A and B, responsible, respectively, for coordinating microwave and microelectronic device development for DoD. The conclusions and recommendations that emerged stemmed from the information presented at AGED's 8-10 October 1991 "Special Technology Area Review" (STAR) on Computer Aided Design, and from a continuing review of this area by both Working Groups since that time.

Together with Jack Kilby, AGED Chairman, and Joseph Saloom, Chairman of Working Group A, I would like to express my gratitude to all contributors—identified on the following two pages—for their kind assistance and cooperation. This applies particularly to Bob Bierig and Randy Reitmeyer, principal organizers of the CAD STAR, and to Dr. John MacCallum, ODDRE/AT, whose support was essential to this effort.

Finally, I would like to thank the staff of Palisades Institute for Research Services, Inc. (the AGED Secretariat), which did an excellent job of arranging and managing the actual meeting.

William Howard
Chairman, Working Group B
(Microelectronics)
PRINCIPAL CONTRIBUTORS/PARTICIPANTS

Dr. John M. MacCallum, Jr.
Executive Director, Advisory Group on Electron Devices
ODDRE/AT, The Pentagon
Washington, DC

William G. Howard, Jr.
Chairman, Working Group B
Advisory Group on Electron Devices
Washington, DC

Jack Kilby
Chairman, Advisory Group on Electron Devices
Washington, DC

Joseph Saloom
Chairman, Working Group A
Advisory Group on Electron Devices
Washington, DC

Jacob Abraham
University of Texas
Austin, TX

Lowell Aspholm
Boeing
Seattle, WA

James Aylor
University of Virginia
Charlottesville, VA

David Barton
Intermetrics, Inc.
Bethesda, MD

Russell Barton
Penn State University
University Park, PA

Robert Bierig
R & B Technology
Hopkinton, MA

Randall Bryant
Carnegie Mellon University
Pittsburgh, PA

Richard Carley
Carnegie Mellon University
Pittsburgh, PA

Steven Carlson
Synopsys, Inc.
Mountain View, CA

Harold Carter
University of Cincinnati
Cincinnati, OH

Ralph Cavin
North Carolina State University
Raleigh, NC

James Clary
Research Triangle Institute
Research Triangle Park, NC

Donald Close
Hughes Aircraft Co.
Manhattan Beach, CA

Wayne Dai
University of California
Santa Cruz, CA

James Dayton
NASA-Lewis
Cleveland, OH

Bruce Donecker
Hewlett Packard Co.
Santa Rosa, CA

David Evans
CLSI Solutions
Rockville, MD

Geoff Frank
Research Triangle Institute
Research Triangle Park, NC

Nancy Giddings
Honeywell SRC
Minneapolis, MN

Scott Goodwin
MCNC
Research Triangle Park, NC

Andrew Graham
MCC
Austin, TX

Justin Harlow
SRC
Research Triangle Park, NC

John Hines
Wright Laboratory
Wright Patterson AFB, OH

Robert Jackson
Naval Research Laboratory
Washington, DC

J.P. Letellier
Naval Research Laboratory
Washington, DC

Mitch Minar
EEsof Inc.
Westlake Village, CA

Nicholas Naclerio
DARPA
Arlington, VA

Richard Newton
University of California
Berkeley, CA

Barry Perlman
U.S. Army LABCOM ETDL
Fort Monmouth, NJ

John Prince
University of Arizona
Tucson, AZ
<table>
<thead>
<tr>
<th>Name</th>
<th>Affiliation</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Robert Pucel</td>
<td>Raytheon Co.</td>
<td>Lexington, MA</td>
</tr>
<tr>
<td>Randy Reitmeyer</td>
<td>U.S. Army LABCOM ETDL</td>
<td>Fort Monmouth, NJ</td>
</tr>
<tr>
<td>Joel Schoen</td>
<td>Mitre Corp.</td>
<td>Bedford, MA</td>
</tr>
<tr>
<td>Michael Steer</td>
<td>North Carolina State University</td>
<td>Raleigh, NC</td>
</tr>
<tr>
<td>Susan Turnbach</td>
<td>ODDR&amp;E</td>
<td>Falls Church, VA</td>
</tr>
<tr>
<td>Allan Weber</td>
<td>SEMATECH</td>
<td>Austin, TX</td>
</tr>
<tr>
<td>Matthew Weden</td>
<td>CALS Program Officer</td>
<td>Falls Church, VA</td>
</tr>
<tr>
<td>Jacob Vintice</td>
<td>MIT</td>
<td>Cambridge, MA</td>
</tr>
</tbody>
</table>
The Advisory Group on Electron Devices (AGED)
Special Technology Area Review (STAR) on
Computer Aided Design (CAD)

I Executive Summary

A. Introduction ........................................... 1
B. CAD STAR Drivers ...................................... 1
C. General Findings and Recommendations ....................... 2
D. Funding Requirements .................................... 5

II CAD STAR

A. Introduction ........................................... 6
B. DoD Needs ........................................... 7
C. Vision of CAD ........................................... 8
D. Design Methodology ....................................... 12
E. Models ................................................... 20
F. Frameworks ............................................. 23

III Findings, Recommendations, Payoffs ........................... 31

APPENDICES

1 Session Summary Reports

A. Plenary Session ........................................... 39
B. Frameworks .............................................. 46
C. Rump Session: Frameworks ................................ 49
D. Modeling and Simulation .................................. 52
E. CAD Tools ................................................ 54
F. Rump Session: Modeling and Design Synthesis ............... 58
G. CAE Research and Education ............................... 63

2 Computer Aided Logistics Study (CALS) Recommendations .......... 67
3 Context for Future Vision of CALS ............................ 71
4 Glossary of Acronyms ....................................... 75
I. EXECUTIVE SUMMARY

A. Introduction

The Advisory Group on Electron Devices (AGED) Special Technology Area Review (STAR) on Computer Aided Design (CAD) was held in Arlington, VA, on 8, 9, and 10 October 1991. Five formal sessions addressed: (1) CAD issues that are associated with platforms, electronic systems, subsystems and components and circuits related to integration of tools (frameworks); (2) topics related to modeling and simulation of electronic devices; (3) topics related to software tools (application programs); and (4) topics related to education and training. In addition, two evening sessions were scheduled to provide informal discussion of issues associated with electronic device modeling, circuit simulation, and synthesis. Two unscheduled informal evening sessions were provided in response to an audience call for added discussion of issues associated with frameworks and electromagnetic simulation.

The purpose of this report is to summarize and present conclusions about the DoD's position on Computer Aided Engineering (CAE) and to make recommendations for future initiatives and programs. Section II identifies specific CAD requirements and various DoD investment opportunities vis-a-vis military component/system needs. Section III of this report outlines the STAR's overall findings and recommendations. Section IV provides a detailed summary of each of the five CAD STAR sessions.

B. CAD STAR Drivers

The need for a CAD STAR was driven by a variety of DoD system acquisition, maintenance and cost problems:

- Systems are becoming too complex to achieve accurate "first pass" design success using conventional techniques
- Life cycle of equipment is getting longer
- Technology cycles are getting shorter, resulting in rapid onset of parts obsolescence
- Current documentation practice is inadequate to support low-cost maintenance and performance upgrading
- Low-production military electronics is prohibitively expensive

It was in the aforementioned context that the status of CAD technology, capabilities and development programs was addressed.
The dominant objective of DoD investment in advanced CAD is to establish a rapid, cost-effective design and engineering capability to manage the enormous complexity of electronic systems and reduce acquisition, operation and support costs while improving performance.

The payoffs anticipated from such an advanced CAD capability include the following:

- Enable affordable and rapid system upgrades and eliminate parts obsolescence via technology insertion
- Cut frequency of new system introduction in half while maintaining ability to meet changing threat environments
- Enable increased performance and reduced volume of Advanced Target Recognition (ATR) processors by 20-30X for Remotely Piloted Vehicle (RPV), missile and other mobile platforms
- Reduce electronic system acquisition costs by more than 20%
- Reduce cost of low-volume military system components by 10X, spare parts float to 25% of current levels and operation and support cost by $1B/year by the year 2005

Key to achieving DoD objectives is the development of CAD tools to facilitate:

- Concurrent engineering of electronic systems
- Accurate modeling and concurrent simulation and optimization of circuit-through-system design, taking into account performance, producibility cost, reliability, and testability
- Rapid, computer-automated translation of requirements to system, subsystem and microcircuit designs
- Rapid system design upgrades in response to changing needs or technology obsolescence
- Technology-independent, computer-based functional descriptions

C. General Findings and Recommendations

The CAD STAR brought to the fore the many development programs, both inside and outside of DoD, that are using CAD tools for electronic design, documentation, product data exchange and facilitation of systems manufacture and logistics. These programs, having different short-term goals and emphasis, have the long-range goal of using computer-executed software descriptions to facilitate concurrent engineering and life-cycle management of commercial and defense products. As indicated below, some of these programs extend well beyond the electron device community's
efforts on design languages and simulation techniques applied to microelectronics devices and small assemblies.

<table>
<thead>
<tr>
<th>Program</th>
<th>Emphasis to Date</th>
<th>Constituency</th>
</tr>
</thead>
<tbody>
<tr>
<td>PDES</td>
<td>Product descriptions</td>
<td>US industry, NIST</td>
</tr>
<tr>
<td>PAP-E</td>
<td>New program covering descriptions of manufacturing methods, printed AF circuit</td>
<td>(Production; Adjunct of</td>
</tr>
<tr>
<td></td>
<td>boards and modules</td>
<td>PDES)</td>
</tr>
<tr>
<td>CALS</td>
<td>Management of acquisition and logistics data</td>
<td>DoD, Services</td>
</tr>
<tr>
<td>ABET</td>
<td>ADA-based test environment</td>
<td>AF</td>
</tr>
<tr>
<td>MMACE</td>
<td>Open CAD environment for vacuum electronics</td>
<td>DARPA, Tri-Service</td>
</tr>
<tr>
<td>MIMIC</td>
<td>Integrated tools for accurate first pass microwave IC design</td>
<td>DARPA, Tri-Service</td>
</tr>
<tr>
<td>RASSP</td>
<td>Rapid prototyping of electronic hardware (application-specific signal processors)</td>
<td>DARPA</td>
</tr>
<tr>
<td>ASEM</td>
<td>Multi-chip module (MCM) design</td>
<td>DARPA</td>
</tr>
<tr>
<td>MHDL</td>
<td>Microwave hardware description language</td>
<td>DARPA, Tri-Service</td>
</tr>
</tbody>
</table>

Each of these activities has its own community of participation and support within which each program has had varying levels of cooperation and coordination. When presented collectively at the CAD STAR, it became very obvious, however, that there is an urgent need for far greater integration and coordination among all these communities to reap the long-range benefits sought by each. A major goal of the Service electron devices community should be to foster such coordination. To accomplish this, the following steps are recommended:

- Establish a coordinating authority for all Government-funded CAD investments. This coordination can be accomplished by establishment of a new working group, WG-CAD, under the current AGED umbrella. The membership should include, as a minimum, representatives from the three Services, DARPA, the Computer Aided Acquisition and Logistics Support (CALS) activity and industry.

- Establish a coordinated, prioritized DoD plan for development, implementation and technology transfer of CAD capabilities:
  - The plan should be based on DoD CAD needs and should be consistent with CALS objectives.
  - Since a DoD plan would embrace multiple disciplines—e.g., digital, analog, microwave solid state and tubes, electromechanical, software, for a wide variety of high-performance equipment applications—it must be comprehensive in technical
content and ultimate objective. This includes CAD assets necessary to support concurrent engineering of electronic systems.

- The program plan should include/incorporate ongoing Service CAD programs—e.g., the VHSIC Hardware Description Language (VHDL), PDES Application Protocols for Electronics (PAP-E), MIMIC Hardware Description Language (MHDL), and Microwave and Millimeter Wave Advanced Computational Environment (MMACE). In addition, an integrated, coherent CAD capability must also consider the objectives and activities of a number of DARPA efforts, including the Microwave/Millimeter Wave Monolithic Integrated Circuit (MIMIC) program, the DARPA Initiative on Concurrent Engineering (DICE), and the Application Specific Electronic Module (ASEM), Rapid Application-Specific Signal Processor (RASSP), High Performance Computing Initiative (HPCI) and Microelectronic Manufacturing Science and Technology (MMST) programs.

- Establish coordination of Service CAD efforts plus PAP-E, MMACE, MIMIC CAD efforts, MHDL and ASEM programs toward common and consistent objectives.

- Plan to execute a tri-Service program for development, implementation and demonstration of CAD framework/environment standards, validated behavioral and functional models, data models/methods, chip module/total subsystem/system simulation, and synthesis tools.

At the present time the following areas offer high-return investment opportunities for DoD:

- Models to support accurate computer simulation of performance at all levels of electronic design—i.e., from device models up to, and including, full system performance simulation. Specific areas for recommended investment are:
  
  - HDLs to promote data and description standards
  - Modeling of: devices, circuits, components, subsystems, information, processes—particularly for DoD specific technologies such as rad-hard digital, high-speed analog, microwaves and electro-optics.
  - Model validation, including ranges of applicability and intrinsic representational accuracy, emphasizing microwave, electro-optic and mixed-mode (analog/digital/analog/microwave) domains.

- Standards: Use DoD research, development and acquisition programs to opportunistically promote creation, adoption and implementation of standard ways of "doing things" throughout U.S. industry—e.g., interfacing computer hardware, interfacing software tools, synthesis techniques, simulation methods, design methods, process management, and hardware and software integration. Note that this is not a recommendation to invest in development of DoD specific standards. It is a recommendation to more effectively employ DoD resources to support implementation of emerging industry standards and, thereby, promote less costly DoD design.
development and acquisition practices. In effect, this is a recommendation for a CALS implementation strategy for electronic technology.

• Investment in hardware/software co-design methods and techniques for digital and mixed-mode domains is recommended.

• Increased DoD investment in R&D is strongly recommended for:
  
  - Generalized design procedures
  - Automated model building
  - Process modeling practices
  - Process management tools
  - System synthesis techniques
  - Simulation verification methods

• Support for an improved design infrastructure will result from enhanced coordination of DoD CAD investment and NSF computer-related and CAD-related educational programs.

D. FUNDING RECOMMENDATIONS

The desired level of DoD investment necessary to accomplish the above-stated objectives and otherwise support a viable initiative in the CAD area is summarized in the following table:

<table>
<thead>
<tr>
<th>CAD Thrust Area</th>
<th>Desired Level of Yearly Funding</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Frameworks</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Framework Development</td>
<td>$10M</td>
<td>5 yrs.</td>
</tr>
<tr>
<td>CAD Demonstrations</td>
<td>$15M</td>
<td>4 yrs.</td>
</tr>
<tr>
<td><strong>Software Tools</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tool Development</td>
<td>$10-15M</td>
<td>3-5 yrs.</td>
</tr>
<tr>
<td>Languages</td>
<td>$9-11M</td>
<td>5 yrs.</td>
</tr>
<tr>
<td><strong>Models &amp; Data</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$4-6M</td>
<td>3-5 yrs.</td>
</tr>
<tr>
<td><strong>Research/Education</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$2-4M</td>
<td>5 yrs.</td>
</tr>
</tbody>
</table>
II. CAD STAR

A. Introduction

Automation of design and production activities has become a central pillar of Government and industry efforts to shorten development cycles, to reduce development and manufacturing cost and to improve product quality. The central concept and promise of automation is that the conventional, costly "design-build-test" cycle can be substantially replaced by a design process based on accurate computer simulation of performance. Development/production cycles can be shortened and batch manufacturing can be made "flexible" by integration of engineering and manufacturing processes.

Over the past decade, the U.S. computer hardware and software industry that supports design and manufacturing automation has grown to be a very large (> $50M/year) agglomeration of large, medium and small companies. Unfortunately, few of the products developed so far by that industry can be used in an integrated manner—owing to a lack of standards, limited verification of quality, etc. Despite ever-increasing demand within the customer base for products that "communicate" and support integration of functions and processes, the integration of multi-vendor design automation products has remained an elusive goal.

Since the potential impact of design automation is so profound for DoD procurement of weapon systems, and since much of the impact is expected to be realized within the design and integration activity, this STAR sought to assess current status and needs of CAD capability for electronic systems, taking into account the following:

- Integration of any computer-automated process requires that models accurately represent data and that procedures exist common to all software tools, executable on installed hardware. Integration also implies that standard procedures for interfacing software exist and, more importantly, are implemented in available products.

- Productivity enhancement via automation also implies that the automation system provides the human operator with a human-machine interface that is comfortable in the sense that it is as intuitive as possible and makes maximum use of preexisting knowledge—i.e., it does not require the users to relearn the rudiments of their profession.

- The DoD, while not a market-dominating customer in automation, has made and continues to make substantial investment in areas of integration (frameworks), models (data, functions and processes), and standards focused primarily on digital integrated circuits. It is estimated that current DoD investment in areas associated with software tools, function and process integration and standards exceeds $50M/year.
B. DoD Needs

Future weapon platforms will have an ever-increasing dependence on highly complex, integrated electronic sensing, command, control and communication systems. Because the mission needs of these platforms are always projected toward defeating state-of-the-art threats, system performance requirements are driven beyond current industry capability. Aggressive performance specifications have led suppliers to adopt an often lengthy and costly design, build and verify cycle for development of parts and software. Integration and production of systems generally proceeds after critical parts development is complete. This acquisition process has often led to overly long and costly development and delayed deployment of needed defense capability.

The following are some of the observed CAD-related problems currently impeding rapid development, upgrading and affordable logistics support of DoD equipment:

- The lack of modern electronic system engineering/design methods and powerful system CAD (SYSCAD) capabilities lead to unaffordable costs, unacceptable developmental cycle times and dependency on old/obsolete technologies.

- The complexity and overall performance requirements of current and future military electronic systems far exceed current product design/prototyping capabilities.

- The lack of: (a) model libraries at system, subsystem, module, board and chip level; and (b) fast, accurate and inexpensive simulation capabilities are major factors that lead to high military system cost and schedule overruns.

- The current method of documenting electronic design, text-based level III drawings, does not support rapid insertion of technology for operation and support cost reduction and is a key cause of escalating parts obsolescence problems.

Throughout the CAD STAR the following common themes emerged, each signaling a number of far-reaching needs:

- Ability to integrate multi-vendor software products.

- Need for improved models at all levels of activity—i.e., models for devices, functions, processes, methodologies, business, etc.

- Automation implies a culture change and the automation process should be viewed as a long-term activity.

- Implementation of de-facto standards should take precedence over punctilious establishment of formal standards since the process associated with formal adoption of standards is too time-consuming to support either user or vendor needs.

- DoD support of emerging industry standards, research and development of models for devices, functions and processes and education associated with use and development
of CAD is important for both DoD weapon procurement programs as well as the commercial U.S. CAD industry.

C. Vision of CAD

Design automation, in the context of this STAR report, is defined to include all software, hardware and infrastructure support tools for the design of electronic systems. Included in this definition are CAD tools for synthesis and verification of electronic functions from systems architecture and software to chip and board layout, management and integration of such tools with other tools and technologies, user interface technology, special purpose hardware emulators and interfaces, and design decision support systems, including hardware and software design libraries and design performance estimators (for cost, area, power, speed, reliability, etc.). Technology development tools such as process and device simulation and design aids, while critical to the establishment of fabrication technology, are specifically excluded from this definition, which is directed to system development and realization.

The nature of design automation tools depends strongly on the hardware and software technologies to be employed in system realization, design methods followed and lifetime support requirements for the completed system. Because of these dependencies, development of future design automation technology cannot be carried out in isolation from the design environment. In the case of this STAR, the design automation effort must reflect not only the electron device technologies used, it must also take into account developments in the interconnection and packaging and rapid insertion of electronic technology initiatives that parallel this activity.

An overall vision of design automation for military systems must encompass the full range of design methods and fabrication technologies to be encountered in system realization. At each level of the system software/hardware hierarchy, the ideal design automation systems must assist the engineer in constructing design solutions, provide validation capability to assure that the model meets specifications and design rules, allow evaluation of and comparison between a variety of design alternatives—e.g., software vs. hardware, analog vs. digital, parallel vs. serial architecture—with respect to system figures of merit such as cost, performance, power consumption, size, weight and reliability, and generate instructions for fabrication and test.

In short, the design automation system of the future must provide the entire suite of tools needed to create, evaluate, construct and maintain electronic software and hardware systems.

C.1 The Evolution of Design Automation

Electronic design automation started with a collection of independent CAD tools. The design process followed traditional manual methods, with designers using isolated CAD tools to speed individual tasks. Data interchange between tools consisted of repeated manual entry in the particular format of each tool used. Human interfaces were unique to each tool. CAD users had to be skilled operators of tools employed in addition to being skilled designers. This unstructured approach to computer assisted design was consistent with the limited computing power available
in contemporary machines, the centralized, isolated nature of early computing systems and the then-existing state of the art of design automation hardware and software techniques.

Workstation computing power, computer networking and design automation techniques have since advanced significantly. In the case of semiconductor chip design, current tools are now integrated into "suites" of interacting software and special hardware tools with consistent databases and human interfaces. Workstation computing power now rivals that of all but the largest mainframes and networking provides access to design libraries and means for geographically disbursed teams of engineers to collaborate on joint design projects. Advances in graphics, efficient algorithms and special-purpose computing engines now free the designer from the "computrivia" of early, less-user-friendly CAD tools.

The future outlined by this vision requires extension of design automation techniques shown to be effective for the creation of complex integrated circuit chips to the full range of electronic system design tasks and to technologies (such as electromechanical elements, software, microwave and optical subsystem design) that have yet to be integrated into a comprehensive system design capability.

C.2 The Framework

A program to architect such a comprehensive, interactive system of design automation requires an overall plan within which to organize efforts to collect and create its component parts.

Frameworks provide such a structure for the design automation vision. Frameworks are modular; they serve to organize and connect a collection of software and hardware tools, each of which performs a limited range of design tasks for given technologies. A framework further provides a basis for interoperability of these tools by establishing requirements for data interchange and consistent human interfaces that allow a designer (or team of designers) to seamlessly move from step to step according to orderly design methods.

A comprehensive design automation framework has multiple dimensions. Fundamentally, it must span the design process from abstract specification and architectural considerations to concrete, physical design and test and evaluation instructions. Figure 1 shows the levels of hierarchy considered in the framework vision for this STAR report.

STAR presentations revealed that the tools were most highly developed at the chip design level of the framework. Further up the hierarchy, tools became less mature and less interconnected.

As a system design moves from specification to realization, its designers must proceed through the framework and deal with it at block, module, logic, circuit, layout and test stages. The design results at each level provide inputs for the tools and activities at the succeeding level and feedback design results to preceding levels. The framework must facilitate global optimization of the system design as well as selection of the best choice for each of its elements.
One goal of a "DoD Design Automation Initiative" must be to provide designers with the capability to compare architectures and designs in several technologies pursuant to realizing the best possible implementation for satisfying the system specifications. Design automation is most highly developed for silicon integrated circuit design. The same techniques, however, are applicable to a much wider realm of electronic design problems. Tools for analog, microwave, electromechanical and optical subsystem design exist, but reflect the early stages of computer-aided design; they are not yet integrated in a manner consistent with digital hardware design tools. Tools for software (Computer Aided Software Engineering tools, or CASE) are also partially developed but not generally integrated with hardware design capability.

Similarly, design automation capability now available at the chip hardware level must be extended to package, board, subsystem and overall system levels in a compatible fashion. A schematic representation of such a full-spectrum suite of design tools is shown in Figure 2. The designer, as the central, controlling player in the process, has access to a full complement of technology capabilities through the design automation system.

C.4 Design Functions

Each level and technology element of the framework must support a variety of design functions. This includes tools for synthesis of system elements (at the block, register, logic,
circuit and layout levels), simulation and evaluation of their performance and characteristics (such as cost, power consumption, size and weight), means to compare these with the specifications as well as other design alternatives, and ability to verify that the design meets manufacturability, reliability and vulnerability constraints. Support functions such as test generation must be included. Finally, each level of the design system must generate a working specification for the next step in the design activity sequence.

The end product of the design activity supported by the framework must be the data and instructions required to drive fabrication and testing equipment. In addition, the system must produce the documentation needed for support and future systems engineering.

C.5 Library and Archive Functions

The framework must also encompass library and archival capabilities. Certainly, the framework must provide for storage, transfer and documentation of design results at each stage of the procedure. In addition, design rules, behavioral model parameters and technology characteristics are essential to the design process at every level of the framework. Routines used to translate behavioral level descriptions of system functions into physical design information must incorporate target process details.

Not all designs need start from scratch. Libraries of cells, macrofunctions and even complete processors and memories from previous designs can significantly speed designers' work, avoid errors and exploit established software and test routines. The same applies to previously developed and debugged software modules. The framework must provide for access to and
selection from a catalog of prior hardware and software designs in much the same way that traditional engineers have had access to standard logic products for use in conventional designs.

Finally, the framework must provide for archives of past designs so that those responsible for life cycle system support will be able to reproduce today's parts using the production processes of tomorrow. Further, design databases must be accessible for rapid and affordable system upgrades.

C.6 DoD's Role

The Department of Defense and its contractors and suppliers have been important users of design automation technology. While DoD activities have supported development of specific tools and libraries, commercial design automation firms and fabrication service providers (such as Application Specific Integrated Circuit (ASIC) suppliers) have provided most of the tools that are now in widespread use for integrated circuit design and have led the way in connecting them together.

Perhaps the most effective recent DoD activity in support of design automation technology development was the establishment of VHDL as an ANSI/IEEE standard. Work is also complete to make VHDL a Federal Information Processing Standard (FIPS) language for behavioral and structural description of system design elements. The CALS standards for logistic support documentation have also had an impact. By promoting these standards and encouraging their adoption by commercial tool producers, DoD has made an important contribution to a system design automation framework. It is important to note, however, that much more remains to be done—in putting these standards into widespread practice and in developing languages for documenting other domains, such as the MHDL project for microwave systems.

The size of the task of developing and propagating all the tools and techniques required to populate frameworks and associated libraries described above is well beyond the resources available to the DoD. That job will require the kind of broad-based, creative development effort that only firms competing in the general market can mount. Organizing and establishing the structure and standards required for an electronic systems design framework, however, requires the kind of coordination and encouragement that DoD is well-positioned to provide. A DoD initiative to define and support development of framework and library technology would not only result in resilient, continually evolving design automation for commercial as well as DoD use, it would facilitate the efforts of independent enterprises to speed the development of the tools and techniques needed to fill in the framework.

D. Design Methodology

D.1 Introduction

Design methodology impacts all areas of CAD and CAE, simulation, test, synthesis, education, etc. While a complete discussion of this topic cannot be taken strictly from the CAD STAR presentations, since design methodology was not a specific session or topic at the meeting, many
key ideas and recommendations relating to design methodology were presented and will be addressed below.

It has been estimated that engineers spend from 50% to 90% of their time engaged in "extraneous" activities. Of course, some non-engineering activity is unavoidable, but it is well known that engineering productivity can be greatly enhanced by CAE, as can an E.E.'s proficiency in a wide variety of necessary associated disciplines—mechanical, thermal, packaging, statistics, testing, etc. Improvements in design methodologies must be made by considering all of the tasks performed by a designer, rather than by developing specific tools which garner individual task improvements. The principles of concurrent engineering require that at least some form of parallelism exists and that more than one operation happens more or less at the same time. Properly integrated, these concepts can yield excellent productivity increases.

D.2 Design Methodology

Design is the process by which requirements, specifications, and design goals are transformed into a functional or structural form that fulfills the requirements. Except at the lowest level, design is done hierarchically by partitioning a design into several sub-designs, each with its assigned specifications, that operate together to form the system. This top-down design process, where specifications drive the design, is essential to rapid and affordable military system development and delivery. This emphasis on specification-driven acquisition requires that the DoD take particular interest in top-down design methodology, including such aspects as synthesis and specification analysis.

At present, state-of-the-art electronic system design cannot be performed totally in a top-down fashion using CAE tools—e.g., via synthesis. Comprehensive synthesis tools encompassing all areas of electronics and operating over multiple levels (from system to chip), are not realistic within the next 10-20 years. Thus, computer-assisted iteration of design alternatives and possibilities, at various levels of abstraction within the design hierarchy, will be necessary in the near term. This points up the need for precise communication of multidisciplinary information within a design hierarchy. Therefore, it is clear that we must continue to build CAE systems with the user at its heart and we must further develop means to facilitate multidisciplinary information flow within CAE systems. Andy Graham of the CAD Framework Initiative (CFI), a CAD STAR presenter, recommends placing emphasis on developing information modeling technology, not just specifications and requirements. User-oriented CAD and design documentation automation should be encouraged while work continues to achieve higher levels of synthesis.

D.3 Electronic Disciplines

The terms system, digital, analog, and microwave are often used as adjectives to modeling, simulation, and synthesis—e.g., digital synthesis, microwave modeling, system simulation. The distinctions among these adjectives are not standardized, nor are they clearly differentiated. For example, a component might be viewed as a system, digital, analog or microwave element, depending upon its usage and the type of analysis being performed. The fact that we cannot readily categorize parts was illustrated by Bill Richards of Scott Goodwin-Johnson, whose talk on "digital modeling" focused on what many would consider analog effects: charge-based models,
such as drift/diffusion transport equations. It is clear that design methods (and modeling) must account for a multiplicity of viewpoints, even relative to a single component.

Today, system simulation usually refers to tactical and operational simulation. These simulations generally treat the system in an abstract manner and are many times removed from the underlying hardware design. Coupling hardware-level simulation into the tactical and operational simulations in order to evaluate systems before prototyping is one of the areas for design methodology improvement. DoD now funds many tactical and operational (and hardware-level) models and simulations during major system procurement. Efficiencies may be achieved by coordinating or commercializing system simulation used throughout DoD programs.

D.4 Embedded Software

It is clear that embedded software is becoming an ever-increasing percentage of system functionality and cost, making software development and hardware/software (HW/SW) codesign a key DoD need. Several speakers recognized this need: Joel Schoen of MITRE said "10% of electronic processing system functionality was achieved via software in the 1960's; today it's 90%." Andy Graham of CFI recommended that CAD developers "catalyze basic integration of CAE/CASE/Computer Aided Manufacturing (CAM) disciplines driven by realistic scenarios," and Richard Newton of UCB pointed out "that current approaches to hardware/software design are doomed" because the current approach is to simply paste together separate products. Since a large portion of system expense stems frequently from embedded software, HW/SW codesign is a prime area for DoD-funded design methodology initiatives along with CAD tools, including synthesis, simulation, and verification tools.

D.5 Models and Simulation

Modeling and simulation allow one to predict the performance of a proposed configuration. However, because advances in electronics technology outpace progress in CAE technology, designers usually are obliged to work on next-generation products with CAE tools and models which only support, at best, current technology. The increasing complexity of electronic circuits and systems requires ever-greater simulation accuracy and capabilities to verify performance. Since electronic parts are increasingly made using "non-breadboardable" parts (MIMICs, ASICs, etc.), accurate modeling and simulation are required to produce single-pass, cost-effective parts. This reliance on modeling and simulation is also necessary due to higher speeds/frequencies and denser packaging. Thus, advanced design methodologies and modeling and simulation techniques must be developed which can be adjusted to suit designer needs that are consistent with available technology.

Various types of models are used to represent a single electronic component (previously discussed in Section D.3). A model is a representation of reality based on some physical and mathematical characteristics, which may be validated by measurement. The assumptions and underlying physics captured in the model determine the validity and accuracy of the model. In addition to accuracy, simulation speed is also an important characteristic of a model. For example, FET models based on a multitude of Monte-Carlo simulations of electrons flowing and scattering in the channel have been developed in a form that some would cite as an "ultimate"
model. This method will yield accurate results, though very slowly. Other modeling approaches, however, could potentially be just as accurate for a particular application while executing much faster. Although it may be difficult to capture detailed performance in abstract, quickly executing models, it is not impossible. Many forms of modeling and simulation are necessary and all have their place. The designer must have a variety of model and simulation types available and be able to direct the CAE system in application of models appropriately.

There is a need for improved models, across all disciplines of electronics, which allow the incorporation of statistical data and relationships. Far too often, models and simulation tools are developed without regard to the fact that parts must be manufactured and that all physical processes exhibit variations. The problem is not totally solved just by having models and simulators which allow statistical information. Techniques must be developed to feed manufacturing information back into the models and simulation.

Also needing improvement are the tools that assist in the development of models. As emphasized by CLSI Solutions, "A means to automate the modeling of existing parts is mandatory." This supports the more general statement made by Andy Graham of CFI that "research is needed on new design methodologies and process management tools." Further research on general design methodologies and automated model building is an activity which could greatly benefit DoD.

Also, both CFI and CLSI Solutions agreed that only 5-10% of electronic design content is being simulated. The underlying question is why this is so. Potential answers are: (1) because appropriate simulation tools don't exist, (2) because they exist but are too expensive, (3) because component models of one or more key parts either do not exist or are incompatible with other models being used. Whatever the case, standardized models are clearly needed.

D.5.1 High-Performance Digital/Mixed-Signal Circuit Simulation and Modeling

The growing complexity and speed of system components directly influences design methodologies. At the CAD STAR it was the perception of several speakers that the sheer size and number of parts in modern digital systems are preventing rapid and affordable gate-level simulation of the system as a whole. They also claimed that the great number of parts is mandating a synthesis approach. Thus, accelerated simulation and powerful synthesis were predicted to be key factors in future design methodologies.

Features are being added to digital simulation and modeling to accommodate microwave/analog effects. For instance, digital simulators now use the concept of "drive-strength" to effectively model characteristics of the output circuit electronics. These effects are better modeled by analog-type simulators. Also, tools to model cross-talk on circuit traces are offered in digital CAD packages (cross-talk is a coupled transmission line problem). These effects, which are not directly handled in a digital simulation, are becoming more important as density and speed increase.

Looking beyond microwave/analog effects as "add-ins" in digital simulators, the electronics industry is now facing the design and simulation of highly integrated parts with both
analog/microwave and digital functionality (the so-called "mixed-mode" problem). The technical feasibility and cost-effectiveness of placing such mixed-mode functions on a single chip makes mixed-mode simulation and CAD an area of active commercial interest.

Commercial forces are dominant in the relatively large digital CAD market. However, as expressed at the CAD STAR, lack of accurate models remains a problem. The growing use of VHDL is likely to have a tremendously positive impact on this problem. It will be beneficial to develop other standards and VHDL modeling practices to provide seamless model interoperation.

D.5.2 Analog Circuit Simulation and Modeling

The Spice program and its derivatives have dominated analog simulation for more than 20 years. While a good variety of analog simulation types such as transient analysis, DC operating point, and AC analysis are available in Spice, analog modeling and simulation problems are far from being solved. Since models are built into the simulator, only experts can effectively add or alter models. Although the macro-modeling capability in later Spice versions has allowed the average user or library maker to add models, it is limited to only those expressible as combinations of built-in or other macro models. While this has sufficed, it does not create an effective model-building environment—i.e., an environment where models can be developed and shared in some common form.

The Saber product by Analogy (as discussed by Ian Getreu of Analogy) is a significant recent example of a non-Spice solution for analog simulation. It has been recognized that the "solver" necessary in transient analysis—i.e., one that solves ordinary differential equations—is applicable to other domains (mechanical, thermal) as well. Digital simulation features have been added to Saber, allowing it to perform mixed analog and digital simulation. The MAST language developed for Saber allows arbitrary models to be developed and shared with other Saber users. Saber has met with limited acceptance due to its relatively high price and complexity, lack of standardization of MAST, its "workstation" orientation (no PC version), and the wide acceptance of Spice. However for system designers, it is really a step forward, allowing integrated analog, digital, mechanical, and thermal simulation.

Contrary to the digital model availability situation, analog part suppliers largely can only provide "data sheet" level information due to the lack of analog description language standards. As pointed out by Ian Getreu, "Data sheets are not models." As with digital CAD companies, analog CAD and simulation companies primarily act as model developers. Here the lack of standards reduces the usefulness of models by preventing reusability and interoperability.

D.5.3 Microwave Circuit Simulation

Microwave simulation is similar to analog simulation in that models cannot be shared due to the lack of standards. Different techniques are used for simulation, but the problems are the same.

One design methodology area needing improvement is the integration of high and low frequency simulations. Other technology integrations needed include the application of
electromagnetic (EM) simulation from the microwave arena for the design of high speed digital circuits.

One of the purposes of the ongoing MHDL project is to provide a standard for sharing microwave (and analog, to the extent possible) models and design information. MHDL, when completed, should play a vital role in describing mixed microwave, analog and digital systems (via VHDL interfaces).

D.5.4 Opto-Electronic Device Simulation

Like the microwave area, simulation and modeling of opto-electronic (OE) devices is less mature than simulation of the digital and analog areas. OE components represent a growing segment of the electronics content of a system, where they perform communication and computational functions. However, there are virtually no commercial products available which contain OE component models, and the simulation of an integrated system containing OE components is still an area of exploration. OE modeling and simulation, including integrated OE/analog/microwave/digital simulation, is an appropriate area for investment.

D.6 Standards and Design Exchange

From a design methodology standpoint, exchange of information among various tools is essential. Reentering data is time consuming, expensive, and error prone. This is an area where the DoD can have significant influence, but it must be careful in its approach. The DoD does not want to create a DoD-specific standard because this adds cost by creating the extra work of translating from commercial data to the DoD standard. Ideally, we should strive to create or strengthen standards that are integral in design and development, where the delivery documentation and models are a by-product of the design process, and where the standard is readily adopted since it reduces cost.

The best standard is one that is accepted and used regularly and reliably. There are many examples of purported standards, that, though technically appealing, never make it to the marketplace. Conversely, there are many technically deficient standards that have gained wide acceptance. Widely accepted standards seem to arise in several ways, either as the solidification of existing technology (such as C/UNIX), by market magnitude (such as IBM PC bus), and by filling gaps and/or establishing new capabilities (such as VHDL).

There are many ongoing standards activities related to hardware design and test, including ABET, ATLAS, CALS, CFI, EDIF, EIS, JESSI, MHDL, PDES/STEP/Express, TCAD, and VHDL. Most of these are U.S.-based and some are even DoD programs. According to Ulrich Rohde of Compact Software, European efforts in CAD are largely "scientific" and not user- or standards-oriented. It appears that CAE languages and standards are virtually the sole province of the U.S. These standards activities are largely uncoordinated and in some cases overlapping.

An overriding desire expressed at the CAD STAR was for the establishment and coordination of standards where they are presently unavailable—or in those areas where they may be too numerous. Andy Graham, CFI, asserted that the lack of standards was the second worst
framework problem. Many speakers emphasized that the inability to exchange data among CAE tools was their greatest problem. This problem should be addressed by the development of properly harmonized standards.

D.7 Reuse and Synthesis

Design reuse is becoming less critical in the more mature areas of electronics. The CAD activities typical of a digital chip designer illustrate this. Early workstations were focused around "polygon pushing," allowing the designer to effectively move multilayer sections of a layout. Low-level functional blocks (gates, flip-flops, etc.) were then developed as the basis for further design. Automated routing, parametric cells, ASIC generators and standard cell techniques moved the designer to a somewhat higher level. Currently, digital chip designers tend to work at behavioral/functional levels, regulating the CAD system to generate the details of the layout.

The above-described evolution of the CAD activity demonstrates the increased utility of and trend towards synthesis and the lessened reliance on design reuse for a technology as mature as digital integrated circuits. Such statements are much less true of analog/microwave/opto-electronic technologies, in part because the design techniques are not mature enough to warrant automation. Synthesis is an automation tool, and there has not been much success at automating what is not done routinely.

In many cases, synthesizers are not able to generate as compact a part as a human could, and the acceptability of this is based on the economics of the situation. Where the cost for manual development of such designs exceeds the cost for larger chip area, increased power consumption, etc., synthesis becomes economically advantageous. However, there is still a need for synthesis techniques capable of generating more compact designs.

In a sense, reuse now occurs at functional (behavioral) levels and much can be attributed to the advent of a standard (VHDL) in this area. Such a standard empowers smaller tool vendors and enables competition by allowing them to compete against larger rivals who otherwise could use proprietary formats to monopolize the market. It is certainly clear that the development of standards for the analog, microwave, and eventually opto-electronic domains will make designers more productive, move design toward more functional levels and encourage development of advanced tools such as synthesizers.

It is important to note that the above statements concerning a lessened reliance on design reuse cannot be applied universally, but mainly refer to the design of a sub-portion of a part in a mature, rapidly progressing and very flexible manufacturing technology, such as digital ICs. Overall, reuse of existing parts remains very important to reducing system development costs. Hence synthesis techniques that are capable of "designing around" existing parts should be developed, as well as those capable of operating over various levels of abstraction. Analog, microwave and opto-electronic technologies and design techniques are moving toward the point where synthesis tools are effective and their development should be encouraged. Additionally, interdisciplinary electronic (analog, microwave, digital) functions are being integrated more closely (now on single chips). Synthesis techniques which "interoperate" over this
interdisciplinary spectrum (and over the hardware/software boundary as well, as discussed in Section D.4) should also be developed.

D.8 Built-in-Test (BIT)

The concept and implementation of Built-In Test (BIT) in systems is very valuable to the DoD. Self-diagnostic systems obviate the need for stationing expensive test equipment and highly skilled test personnel in the field. Since BIT is best implemented when integrated into the design phase, a comprehensive, hierarchical system approach to BIT is necessary from the outset. For example, system fault indicators should be interconnected to subsystem fault indicators, which are interconnected with sub-subsystem BIT/fault indicator outputs, etc., to direct field personnel as close as possible to the problem. In terms of a direction for design methodology, BIT and its application at the system level is an area of investment promising high return.

D.9 Concurrent Engineering

Concurrent engineering is the integration of design, test, manufacturing and support activities to obtain a manufacturable, supportable product. The main impact on design methodology is the requirement that product development, quality assurance, and production must be viewed simultaneously. CAE systems must be developed that encompass the product development, support, upgrade and maintenance cycles.

D.10 The Government Acquisition Process

In many major weapons system acquisition programs, the DoD is looking for state-of-the-art performance, and the risk of high cost and lengthy schedules comes with the program goals. Another reason for high system cost is the fact that the systems are specialized and often produced in low quantities relative to commercial products. Since these systems are costly and specialized, frequent replacement is not possible. As a result, they have longer service lives than most commercial electronic products—i.e., a television set might be replaced after 10 years, while a radar system might be in service for 30-40 years. This tends to increase life cycle cost as well.

There are several opportunities for design methodology improvements in the area of acquisition and life cycle support. The up-front system analysis Required Operational Capabilities (ROC) is critical in determining ultimate cost. Small trade-offs in requirements can have a large impact on the technology needed for implementation. System analysis trade-offs are performed, but a tighter and more interactive coupling throughout the development cycle would provide information feedback for more precise system trade-off analysis. This is an area where HDLs may play a key role. They could form the hardware-level basis for tactical and operational simulations.

Another area in need of improvement is the design delivery area. Design information is commonly delivered in the paper form of parts lists, schematics, etc. System documentation delivery in an electronic form, which documents both the technology-specific details and functions of the design, is vital to both the acquisition and the maintenance/upgrade portions of the system's life cycle. The goal is quality technology transfer from the contractor to the DoD. Again, HDLs
are probably the best way to address this problem. This is also an area where the CALS program can play a significant role.

D.1.1 Relationship to University and Teaching Programs

There is a prevailing attitude in engineering colleges and universities that research is more important and glamorous than design for manufacturing—that researching the latest multilevel routing algorithm is inherently more satisfying than designing a low-cost, high-quality filter circuit which can be easily manufactured. In truth, both of these activities are of great value to an employer. A "culture change" within universities may be needed to impress students that all engineering areas are of value, and that research is not the singular pinnacle.

Other countries are directly addressing the issue of training engineering students on the topic of design. In Japan, for example, 40 hours of design coursework are required. Exercising schematic capture tools is not emphasized; rather, learning how to design a product while accounting for statistical variations seems to draw most emphasis. Germany utilizes a mentoring program to couple the activities needed for corporate life into the education system and helps students learn from an experienced practitioner. In the U.S., university work is often unrelated to the workplace; as a result, graduates entering the workplace are often inadequately prepared to solve practical engineering problems—at least for a time.

Addressing this area is beyond the scope of the DoD, but there are several things the DoD can do to improve the situation. For example, the DoD can encourage "design methodology" courses geared toward productization. Other courses geared toward system design and other design activities of specific DoD interest should also be encouraged. Another improvement possibility is to better couple university research into actual corporate-like projects. This should not be a "heavy-handed" approach—i.e., forcing graduate students to directly work on DoD projects—but perhaps could be done through various coordination activities between the universities and the DoD.

E. Models

E.1 Background

In the area of CAD models, a distinction is made between the design process and the tools with which the design is accomplished. The design process itself has changed very little in the past 30 or so years—i.e., the growing availability of CAD tools has not caused a "paradigm shift" in the design process. The reasons for this lack of change can be traced to the way the education community continues to train engineers, and to the CAD tool vendors themselves, who build products in response to perceived user needs. CAD has not yet become a "foundation element" in the training of engineers; consequently, their approach to design problems, using CAD, is similar to that which would be employed were they doing the design in a "manual" fashion.

However, as the complexity of electronic systems has increased, the ability of designers to effectively meet the design challenges posed by system requirements has caused emulation of the
"manual" design process to become increasingly impractical. To a large extent the emerging shift in the design process is domain specific—i.e., digital component complexity greatly exceeds the current complexity of analog, microwave and electro-optic parts, and tools that support more formal design methods are much more readily available for the digital domain than for the other technologies. However, DoD programs are driving these other technologies toward ever-increasing complexity and, hence, toward "manual" design practice obsolescence. It is only a matter of time until formal design practices are required to meet the needs of all technologies used in DoD advanced systems.

The approach toward formal design methods for the digital domain has largely been a movement to develop languages to describe how the hardware worked as well as to describe how the hardware was constructed. Initially, there was a proliferation of languages and standards, and the problems attendant to this confusion only began to be addressed with the introduction of IEEE Standard 1076, VHSIC Hardware Description Language (VHDL). Recently, under MIMIC program sponsorship, a development effort for a Microwave Hardware Description Language (MHDL) was begun. The expectation for this language is that it will ultimately enable capturing model information for analog, microwave and "mixed-mode" hardware (the latter via a VHDL interface).

With standard hardware description languages in hand, designers, in principal, will have the ability to exchange design information and to deliver such information to customers, thereby allowing reuse and archiving for future use. However, before this can become a normal part of design practice, a "common" design practice must be developed and accepted by the various design communities. The need to establish this design infrastructure, for all domains, was the primary underlying theme of the CAD STAR.

E.2 The Problem and Recommendations

It is recommended that the DoD address problems related to design infrastructure in three major categories:

- Education
- Models
- Practices

Although there is strong coupling between these categories, each will be addressed separately.

E.2.1 Education

One of the major problems impeding transitioning to the new VHDL-based, top-down microelectronic systems design methods is the lack of appropriate university training of engineers. Though VHDL was not itself addressed specifically, the problem was addressed by the National Science Foundation (see NSF "Report of the Workshop on Microelectronic Systems Education in the 1990s"). The report includes many recommendations bearing on curriculum, design frames, computer aided design, equipment and infrastructure.
Cooperating with NSF in this effort, even to the extent of providing funding, could be a way for DoD to address the education problem in a comprehensive manner.

E.2.2 Models

All computer representations of electronic system hardware and functions are based on models of some type—algorithmic, functional, analytical, numerical, curve-fit approximations, physical, graphical, etc. Consequently, modeling capability and model accuracy are fundamental to the CAE process and to further progress in this area.

The most frequent user complaint heard at the CAD STAR on the subject of models was directed at the related issues of model accuracy, model validation and model transportability (proprietary models). On the other hand, CAD vendor complaints were directed at the absence of implemented standards, impeding the building of "open" models. This deficiency in CAD capability "forces" the vendors to develop proprietary models to support their CAD products. The net result is quasi-institutionalization of nonstandard models of frequently limited utility. Parts manufacturers have uniformly resisted supplying model information with their products (user notes do not substitute for models).

Some relief to the problem of proprietary models has been provided in the digital domain by the increasing use of VHDL. MHDL may, in time, provide similar benefit to the analog, microwave and mixed-mode (via VHDL) domains.

Model validation is a basic requirement if designers are to be able to accurately predict performance of device, component, subsystem, system, etc. from CAD design simulations. Unfortunately, however, the validation process is all too frequently performed inadequately to support this need. (In simplest terms, validation means acquiring a sufficient volume of measurement data on the element being modeled so that the range over which the model accurately represents reality, can, with high probability, be defined.) The DoD can positively impact availability of validated models by:

- Stimulating and encouraging implementation of modeling standards.
- Requiring models developed in DoD-funded activities to be fully validated.
- Supporting development of formal model representation methods—i.e., HDLs.
- Encouraging part vendors to supply model information, to a standard format, as part of their sales activity.

The DoD now requires that contractors deliver model information as part of their final deliverable data package. This requirement places contractors in the difficult position of needing to develop their own models for parts used in their systems, given that few, if any, manufacturers supply the necessary model information to the user. The absence of appropriate model standards implies that DoD gets model information in quasi-proprietary form and, as a result, "owns" model information of doubtful transportability and future utility.
As a consequence of manufacturers' inattention to modeling, third-party modeling companies have flourished. These third-party companies develop and market models and maintain them as software products. However, in the absence of standards, such third-party models are no more "open" and transportable than proprietary models.

It is recommended that the DoD support model development, modeling standards and model validation processes. From the standpoint of the users, especially DoD contractors, the Government should be more proactive than it has been.

E.2.3 Practices

The Government should be proactive in establishing practices that insure quality and uniformity in models. There is much work to be accomplished in this arena and the DoD should fund the development of many of these practices. The specific practices that need development fall into many areas, depending on the level of abstraction in the model. To a large extent, these practices follow along the lines of coding practices and conventions for models. Many of these practices should be driven by the DoD. Also, widespread availability of specific "packages" used in modeling is needed. Specific practices required include interface definitions, different math and application packages, synthesis practices, and coding guidelines.

Certification of simulators is a final modeling-related issue. There should be a validation suite as well as a certification process for VHDL simulators. The Government should play a major role in establishing such a capability.

F. Frameworks

F.1 Definition

The CAD framework issue has come to mean all the underlying facilities provided to the CAD tool developer, the CAD system integrator and the end user that is necessary to facilitate their tasks. A CAD framework includes:

- The system environment (which establishes data portability and error handling capability).
- The storage manager (which controls how data, records, and objects are accessed and archived).
- How designs are represented (which includes issues of information modeling, schema, connectivity and graphics).
- Inter-tool communication (tool-tool communication protocols, tool integration, and networking).
- User interface (the "look" and "feel" presented to the user).
- 24 -

- An extension language (an interactive access that will allow the user to modify/extend the framework to fit "local" needs over time).

- Design data management (the ability to maintain version and configuration control over designs, whether hardware or software designs).

- Design methodology management (which includes "flow" of tools in and out of the design process and provides for tool abstractions).

It is this domain of capability, largely unavailable from a user's point of view, that will be addressed in this section. Note, "user" can refer to either a hardware designer or a software developer.

F.2 Introduction and Background

Richard Newton cited as the most pressing of CAD needs "a prejudice-free integration environment." Indeed, many of the CAD users cited "tool integration" as their most significant CAD problem. Meanwhile, the oft-heard CAD users' complaint of "user unfriendliness" appears to be more associated with framework issues than with specific features of tool design.

In point of fact, most of the complaints of both users and suppliers of CAD systems seem to be associated with the deficiencies of system frameworks.

CAD system and framework developers feel very limited in their ability to address existing problems because of the absence of implemented standards for information models, data models, tool-tool interface, extension language, procedures for conformance testing, test case generation and process models. But most of these deficiencies stem from the immaturity of the technology. To place things in context, the "CAD Industry" did not really exist before 1980 and "Third Party" tools were not in wide usage before 1985. Before 1985 the industrial environment for CAD tools was predominately internally developed within each company. About 1985 the commercial tools began to be of high enough quality that a switch from "Custom Home Grown Systems" to "Vendor Supplied Tools" began to occur. It was only after the emergence of vendor software for CAD that users began to need "Standards" and wish to integrate multiple vendor products into CAD systems.

By any definition, framework environments are an enormous problem and challenge. Not only are they complex and large, they are very expensive to develop. It appears to be a consensus position that no standard framework is likely to emerge for at least the next few years. Only frameworks that incorporate standards will emerge when such standards become available. Similarly, there appears to be a large body of CAD industry "experts" who do not expect the process of formal standardization to play a major role in stimulating framework enhancements. The process is simply too lengthy to provide a "stimulant" in a timely manner. Standards groups can only standardize on something that exists and has enough consensus in the industry to ballot as a standard. There are no prevailing "candidate standards" in the framework area yet and there will not be any for some time. It has taken the computer industry almost 20 years to more or less settle on some form of UNIX as the "industry standard" operating system. And even there, there
are multiple versions vying to be "the standard." It will take at least another five years for this issue alone to be resolved.

In an attempt to get CAD vendors and users together in a single organization to attack framework issues, CFI was formed in 1987. CFI is a paid membership consortium whose mission is not to specifically create standards but to drive the industry to some sort of consensus on framework issues, formats, and practices. These de-facto standards are also consistent with the prevalent view that frameworks will continue to evolve for the foreseeable future.

Even with standards, the level of effort necessary to realize implementation of standards in frameworks that meets most of the user requirements is huge. Cadence claims to have invested in excess of 5000 person-years of effort in its products, Framework I and Framework II. Mentor Graphics is purported to have invested over $100 million dollars in bringing its framework to fruition without any tool integration. Few, if any, users would claim that these products provide the needed levels of tool integration, data access and use to support function integration, to say nothing of process, business and enterprise integration.

Current frameworks appear to be able to support some level of function integration (but without the desired levels of "openness"). Integration of process, business and enterprise is well beyond the scope of present framework capability, primarily because of a lack of modeling for the activities associated with each area and because of the inability to handle data from differing data repositories (no common data model).

Finally, what exists as framework capability is a reflection largely of the demands and perceived needs of the commercial silicon industry. The analog, microwave and mixed CAD users do not represent a market of adequate magnitude or maturity, and CAD system vendor response to their needs is correspondingly less. The relative importance of the analog technologies to DoD systems is not consistent with the lack of user "pull" coming from the commercial marketplace. While one can find some examples of progress for standard data representation for digital parts, comparable progress for analog and microwave parts is practically absent, both from the planning process as well as from any intended implementation. Those in the framework "business" are not even thinking about the problems of the analog world. This attitude was very apparent in the responses given by Nancy Giddings (EIS) and Andy Graham (CFI) to specific questions during the Framework Session.

F.3 Apparent Needs and Related Issues

Leadership: De-facto standards will probably best result from an industry-led consensus-building activity. Indeed, commitment to such de-facto standards will be necessary for progress to occur in a timely fashion. Consensus building requires leadership and long-range commitment to the objective. CFI appears to be focusing on only short- to medium-term objectives and on only the logic industry segment of the problem. CALS appears to be focused on the establishment of formal, high level standards and will not provide timely stimulation to framework needs. EIS appears to have been a reasonably successful prototyping activity that addressed only a subset of the overall problem (logic area only). If leadership is not forthcoming, we can expect progress in
frameworks—and, as a result, tool, function, process, and enterprise integration—to continue to lag industry needs.

Research on and Development of Information and Data Models: Function integration, which implies tool integration, will require that the various tools be provided access to appropriate database information. The user industry cannot be expected to discard established database information, and it appears that frameworks that truly integrate multi-vendor tools will be required to comfortably access both existing relational and future object-oriented data and maintain data integrity, as well as control synchronous and asynchronous data flow throughout the CAD network. The information and data models to support these capabilities do not presently exist.

Domain-specific areas that require attention are:

- Behavioral models (digital, analog, microwave, mixed, subsystem and system)
- Mechanical models
- Environmental models
- Test
- Specifications
- Requirements and design decision traceability
- Reliability, maintainability
- Configuration information
- Software engineering
- Conformance and validation testing
- Process modeling
- Maintenance of model instantiation (not now addressed in EIS)

Research and Development on Methodologies and Other Standards: In addition to the all-pervasive issues of information and data modeling, the following areas require development of solutions and consensus building on the "standard" solution:

- Issues associated with "tight" vs "loose" tool integration
- Protocols for doing function, process, enterprise integration
- A unified concept of "openness" between users and vendors
- Protocols for data interchange
- Issues associated with portability and error handling
- A standard extension language
- Methods of constructing software that is correct by construction (to facilitate creation of frameworks at acceptable cost)
- Library standards
- VHDL extensions or practices (to support synthesis and system design)
- Top-down/bottom-up design methodologies

F.4 Computer Aided Acquisition and Logistics System (CALS)

The CALS program objective is full computerization of the acquisition and logistics process. The CALS objectives, nominally, would seem to encompass all of the areas identified as standards
needed by the framework user and vendor community. Appendix 1 and 2 to this report provide copies of the recommendations and "future CALS context" from the CALS Architecture Study Group Report, dated 30 June 1991.

Appendix 1, recommendation #3, which calls for increased investment in CALS control architecture, is directly related to issues of frameworks. Recommendation #4 requests assignment of responsibility for investment and implementation (of CALS standards) to an appropriate organization. This latter recommendation clearly indicates recognition that implementation is going to be a complex coordination and cultural challenge.

In Appendix 2, the following portions of the Future Vision of CALS have nominal relationship to framework needs:

- International
- Functional job models
- Knowledge integrated engineering (KIE)
- Integrated workstation
- R&D as the control agent
- CALS tool kit

The recommendation report appears to be totally comprehensive in its identification of needs at the topmost level. However, implementation is not expected until after year 2000 and no implementing organization has yet been designated. Nevertheless, the report serves as a very valuable reference resource.

CALS will not, by itself, stimulate development of either framework technology appropriate for use by the CAD community, nor will it, by itself, develop the specific standards that will enable framework developers to provide "open" product. CALS is nominally focused on issues associated with loose integration of large logistics databases, not on the problems of tightly integrating CAE tools in CAD systems. Still, it provides a high level DoD foundation with which DoD computer automation programs should be closely coordinated.

One aspect of the CALS report that is particularly interesting is the composition of the planning group. Its 106 members were mostly of a mechanical bent, with only two representatives from nominally non-government organizations. This composition in no way invalidates the recommendations but it does raise questions about how such a planning group stimulates the necessary consensus building among the companies that make up the CAE/CAD user and supplier communities, to say nothing of the DoD system suppliers. One fascinating appendix of the CALS Architecture Study Group Report that is recommended for reading is Appendix H, Business Process Framework.

While CALS objectives are comprehensive and should be supported, a leader organization is necessary to develop detailed plans, adopt de-facto standards via consensus and see to their implementation for the CAD area.
F.5 CAD Framework Initiative (CFI)

CFI's membership is broadly based, composed of both vendors and users of frameworks, with mainly a digital/logic orientation. Inclusion of representatives from the analog, microwave, mixed-signal and system communities could make the resulting framework standards sufficiently comprehensive as to serve the needs of the total CAD community. It is a question of leadership. CFI is currently addressing only the most pressing industry needs and objectives and is concentrating on interfaces and formats for frameworks. There is a perception that CFI has no long-term focus. One must question if it is possible for this organization to lead the consensus-building process that will provide the de-facto standards needed to realize a timely CAD integration capability.

F.6 EIS

This program is now "complete" in that it is no longer funded. It appears to have been a good prototyping activity in that it addressed many of the issues of function integration (for the digital domain) and provided many valuable "lessons learned." Prototyping programs such as EIS will certainly be a central part of any Government-sponsored effort aimed at addressing tool and process integration. One of the obvious lessons of EIS is how costly full solution of the integration problem will be. For an expenditure of $20M, the EIS program delivered part of the solution for one of the domains, logic design.

F.7 P-AP-E

This program builds on the results of EIS and provides for demonstration of the use of EIS developments and the derivatives coming from PDES, Rapid Acquisition of Manufactured Parts (RAMP) and CFI. Its main focus is advancing the use of PDES information models and addressing issues of function and process integration. Since it has a four-year period of performance and has only recently started, it could serve as a foundation from which to stimulate a broad consensus-building effort for adoption of standards.

F.8 MIMIC

This program is the CAD portion of the Vacuum Electronics Initiative. Like PAP-E, it is in its inception. Planning for specific development objectives is currently under way. Nominally, the program seeks to provide a design system specific to the microwave tube industry. Period of performance is expected to be five years.

F.9 MIMIC program, Phases 2 and 3

The MIMIC Phase 2 contracts, calling for further development and delivery of affordable GaAs microwave and millimeter wave ICs, were awarded in September 1991 and will proceed for 36 months. The Phase 3 technology support program has also been augmented recently to address a number of hardware and software issues. With investment in CAD capability currently limited to a small portion of the Phase 2 effort, the MIMIC Program Office is formally sponsoring
separate development of MHDL. Many of the objectives of that program support the needs of function integration.

F.10 Application Specific Electronic Module (ASEM) Program

One aspect of this new DARPA packaging initiative will be to advance necessary design, manufacturing and test standards to enable third-party design of multi-chip modules (MCMs) and establishment of associated merchant foundries.

There appears to be a basis for some useful coordination among PAP-E, MMACE, MIMIC, MHDL and ASEM in addressing both consensus building as well as technical progress in the area of CAD integration, primarily as related to the framework issue. The first level of consensus must be among the Government representatives responsible for the contract activities. A significant opportunity will be missed if these programs cannot be coordinated to yield results that will benefit the general framework area. While each program has domain-specific objectives, the total program, to the extent it addresses in a coordinated way the issues of frameworks (and this is considerable), has the potential to yield comprehensive results whose value is significantly greater than the sum of the individual, uncoordinated outputs.

F.11 Framework Summary and Recommendations

The most pervasive demand of CAD system users is a work environment that provides integration of multi-vendor tools and data in a unified command structure, resulting in a friendly human-machine interface—i.e., they want function integration. Process managers want the ability to integrate functions into processes, business managers want the ability to integrate processes into business units and general managers want the ability to integrate all of the above into enterprise units. Each level of integration requires advances in framework technology. Frameworks that support increased levels of integration require creation, adoption and implementation of standards for behavioral models, data and information models, interface protocol standards, process methodologies, extension language standards, etc. Stimulation of such standards is not occurring in a timely manner. Consequently, CAD system vendors continue to invest in proprietary frameworks in order to make their tool products attractive to customers. As a result, integration of multi-vendor CAD tools remains an unrealizable goal. Without the ability to perform integration of functions, the broader goals of process, business and enterprise integration cannot be addressed.

Consensus building is a vital enabler of the standards acceptance process. In particular, significant levels of agreement among suppliers on what will be treated as a standard can lead to de-facto standards on which whole industries are based and from which users are well served (consider, DOS, UNIX, RS 232, LOTUS 1-2-3, database engines, etc.). Only after a sufficient base of agreement exists will suppliers move forward with reasonable confidence that their products will fit into user systems throughout a sufficient portion of the market.

For the case at hand, where much of the CAD framework supplier industry appears to be becalmed by absence of standards and all or most of the user industry is clamoring for increased integration capability, formation of a broadly based vendor-user group for the express purpose of
selecting approaches that will quickly lead to de-facto standards seems like a worthwhile endeavor. It appears that there is sufficient industry interest, Government investment and commonality of purpose among PAP-E, MMACE, MHDL, MIMIC and ASEM to form a multidisciplinary group for this propose. Leadership and definition of specific objectives will be key to gaining the desired results. DARPA seems like an appropriate organization from which to draw "neutral" leadership and one that can stimulate tri-Service participation toward a common goal. However, the Service agencies have knowledgeable individuals who have the technical capability to lead such a coordinated effort; there seems to be an excellent opportunity here for a "leader" organization to step forward and do something that will benefit both DoD and industry.
III. FINDINGS, RECOMMENDATIONS, PAYOFFS

The CAD STAR provided information on many diverse and perceived needs of the CAD user and vendor communities. CAD technology recommendations reference four areas of need: (a) frameworks/environments, (b) software tools, (c) data, and (d) research/education. Each of these areas is discussed below.

A. Frameworks/Environments

Framework/environment recommendations relate directly to issues of software interfaces, tool-tool interaction, human-machine interfacing, tool-data standards, protocols, information modeling, hardware description languages, models for functions, processes and enterprises and graphical I/O standards.

A.1 Frameworks/Environments Findings

A number of CAD tools exist for many levels and disciplines of engineering design. However, the integrating capability (framework and standards) essential for a comprehensive concurrent "SYSCAD" must be established.

Available frameworks are hardware, software and domain specific. Standards needed to promote a prejudice-free environment are not implemented. A number of uncoordinated framework consortia exist—e.g., CFI, Microelectronic Computer Technology Corporation (MCC), JESSI/CADLAB, universities. Existing industry and Government interests and investments in design environments could form the basis of a broadly based vendor-user group to establish framework standards and put them into widespread use.

The knowledge and practical application of state-of-the-art, object-oriented, concurrent engineering methods and tools are severely lacking in industrial and Government equipment developer organizations.

A.2 Frameworks/Environments Recommendations

The following recommendations have been formulated to address the problems impeding progress in this vital area:

- Identify and establish a comprehensive, user-friendly SYSCAD framework testbed and demonstrate concurrent-engineering benefits. Integrate tools for multiple disciplines—e.g., microwave/analog/digital—and engineering tasks for system-level simulation, partitioning, design optimization and implementation. Establish performance, affordability, maintainability and manufacturability models.

- EXPRESS/INFORMATION MODELING - EXPRESS is an International Organization for Standardization (ISO) standard language for defining information models. In its
current state it is significantly lacking in several technical areas. Since this is the language required by CALS for all information modeling, it is important that enough resources be put into insuring that the language has the expressive power needed. Secondly, tools need to be developed to support the language.

- PAP-E (PDES Application Protocols - Electrical) is currently attempting to define all necessary information for redesign, test, diagnostics, remanufacture, and reprocurement of (digital) electronic modules. The program needs to be extended to non-digital systems as well.

- Promote/orchestrate timely development, testing and adoption of framework standards for both DoD and commercial industries.

- Promote development of support domain-independent standards—i.e., the standards implemented for use in digital, analog and microwave circuit CAD, packaging and system level description, specification and simulation. Those standards should be common, to the greatest extent possible.

- Closely coordinate with CALS to leverage that effort into CAD frameworks and to insure that this effort best supports CALS.

A.3 Frameworks/Environments Recommended Funding

The desired level of funding for the framework/environment area is $10M/year, for five years. The desired level of funding for CAD demonstrations in this area is an additional $15M/year for four years.

A.4 Frameworks/Environments Payoffs

This effort:

- Is critical to the establishment of concurrent design automation that encompasses the full range of methods, validation capabilities and fabrication technologies required for the design, emulation and upgrading of military systems.

- Enables the total modeling of electronic equipment.

- Provides a "virtual equipment" capability and significantly reduces costly breadboarding and system prototypes for validation and testing.

B. Software Tools

Software tool recommendations relate to programs that: (1) perform simulations, provide synthesis capabilities, provide descriptions and documentation, and (2) require accurate standard
behavioral models, functional models, data models (and methods for using statistical data), process models and standard interfaces.

B.1 Software Tools Findings

The achievement of rapid and affordable development, acquisition and support of high-performance electronic systems will require a paradigm shift in design practices and the availability of powerful modeling and fast simulation programs, synthesis tools and supporting design libraries.

High-level design and partitioning tools are not well developed and are not well connected to lower-level design tools. Availability of these tools would make top-down system design and design trade-offs practical.

Current hardware/software codesign consists of little more than the pasting together of separately developed hardware and software products. This is no way to design high performance, highly reliable hardware/software systems (or software-intensive hardware systems).

Synthesis tools for low-frequency, complex digital integrated circuits are well along in development and availability. Practical synthesis tools for high-frequency digital, analog and microwave circuits do not exist.

"Non-digital" aspects of digital design, such as cross-talk and capacitive loading, are becoming increasingly important as density, speed and functionality increase.

The design and simulation of highly integrated parts with digital, analog and microwave components will be of increasing importance to DoD systems development.

B.2 Software Tools Recommendations

The following recommendations have been formulated for this area:

• Develop, enhance and validate a comprehensive hardware description language capability for total system description, simulation, synthesis and design. This includes support of the NIST effort relating to development and maintenance of validation capability and certification for language compilers.

• To support very large system simulation and/or provide simulation fast enough for hardware/software codesign, it is necessary to have a simulation speed about 10,000 times faster than current workstations can provide. Advanced behavioral-level simulation engines must be developed to solve this problem.

• The hardware/software codesign tool, such as the tri-Service-developed Integrated Design Automation System (IDAS), should be expanded from a design synthesis tool for single synchronous processors to a design tool for multiple, networked asynchronous processors.
• Develop CAD capabilities to support the automated analysis, design and synthesis of packaging and interconnect systems, including multi-chip modules. This capability should also feature rapid electrical, thermal, and mechanical modeling and simulation for mixed analog, digital, MIMIC and optical systems.

• Extend synthesis tool capabilities to include low-frequency analog to microwave circuits. This would also benefit both high-speed analog and high-speed digital circuits.

• Establish and demonstrate a designer-in-the-loop "Virtual Design Environment" for high-frequency digital, analog and microwave designs, where the designer can explore alternatives and the computer evaluates, provides feedback, and does the bookkeeping.

• Improve system simulation, including coupling hardware and software design-level information with tactical and operational-level simulations.

B.3 **Desired Level of Funding for Software Tools**

Software tools: $10-15M/yr. for 3-5 yrs.

Languages: $9-11M/yr. for 5 yrs.

B.4 **Software Tools Payoffs**

This effort is critical to the rapid and affordable development, acquisition and support of high-performance military electronic systems, since it:

• Enables the total modeling and simulation of electronic equipment.

• Provides a "virtual equipment" capability and eliminates the time and cost of breadboarding and building system prototypes for validation and testing.

• Enables affordable and rapid system upgrade via technology insertion and eliminates the parts obsolescence problem.

C. **Models and Data**

Data recommendations relate to issues of data models, data interchange, data reuse, data storage/retrieval, statistical data models, and graphical representations.

C.1 **Models and Data Findings**

Simulation is based on models that represent the parts whose operation is being tested in software. Only to the extent that these models exist and have been validated against actual data and have been shown to represent reality, including statistical variance, will the predictions be
trustworthy. Models need to be statistically defined to enable design centering and design for manufacturability.

There is limited capability for data exchange among CAE tools. Each vendor's tools generally require their own customized data set, and output from one tool cannot generally be used directly by other tools. This is true both at different levels of design representation and at the same level of representation between design tools.

The lack of electronic component libraries leads to schedule slippage and less than comprehensive design validation. In many cases, only 5 to 10% of designs are simulated because of component model library nonavailability. The real cost of CAD triples over its life due to end-user duplicative part library development and maintenance costs.

Model accuracy is limited to our ability to represent the electrical performance of a device under all of its operating conditions. More often than not, models are only valid for limited use—e.g., small signal vs. large signal, specific temperatures or voltages. Model accuracy is especially poor under nonlinear operation, particularly in the analog domain at microwave and millimeter-wave frequencies.

Model data is often buried in simulator code and is therefore not portable. This implies the user must rely on built-in models when using a particular simulator rather than select and mix and match the best models to achieve the most accuracy and complete simulation.

Model parameters are generally not predictive—i.e., they are based on the measurement of physical devices. A lack of predictive models based on device physics hampers the exploration of design alternatives, since new devices cannot be explored without fabrication. This is especially true in high-frequency applications.

C.2 Models and Data Recommendations

The following recommendations are considered of importance in this area:

- Develop and make available, in the public domain, initial portable model libraries for a set of tools that are applicable to the DoD environment. This should include a certification program to insure that models accurately represent associated parts.

- Encourage/incentivize parts suppliers/manufacturers to develop and provide standard parts models as documentation for the user community. Support the standardization of parts model format and verification/certification.

- Establish tools to automate model library development and validation for existing/new components. Component models must be in a single, industry-standard format. Demonstrate model development using these tools for critical components.

- Develop/improve modeling techniques for high-speed digital, analog, mixed-signal and microwave/millimeter-wave designs. Areas of particular interest include: passive
modeling using structural/field theoretical analysis techniques with focus on extension to millimeter waves; self-consistent active models covering small- to large-signal nonlinear behavior using physics-based numerical techniques; noise analysis (am, pm, 1/f) for mixers, amplifiers, etc.; models for 2D and 3D geometries based on first principles, predictive with particle in cell code, use of moment methods for transitions, antennas, etc.; and efficient techniques for full, generalized models based on electromagnetic simulation data.

- DoD should support standards that are integral in design and development; that couple performance, fabrication, yield and cost parameters; that provide delivery of documentation and models as a by-product of the design process; and that will clearly be adopted because they reduce costs.

C.3 Models and Data: Desired Level of Funding

$4-$6M/yr. for 3 to 5 years

C.4 Models and Data Payoffs

This effort is critical to the rapid and affordable development, acquisition and support of high-performance military electronic systems, since it enables:

- Effective data interchange, reuse, storage and retrieval, as well as efficient transition from design to manufacture.

- Total modeling and simulation of electronic equipment, and thus a "virtual equipment" capability and elimination of the time and cost of breadboarding and building system prototypes for validation and testing.

- Affordable and rapid system upgrade via technology insertion and, thereby, major mitigation of the parts obsolescence problem.

D. Research/Education

Research/education recommendations relate to the development of improved algorithms, methods and techniques for all areas of CAD, and to the stimulation of constant talent flow into CAD technology and concurrent engineering of electronic functions. It also deals with training and education programs in advanced design methods for the electronics equipment research and development, acquisition and logistics communities.

D.1 Research/Education Findings

The knowledge and practical application of VHDL, object-oriented design and concurrent engineering methods and tools is severely lacking in industrial and Government equipment developer organizations. The basic design methodology infrastructure is inadequate to meet
current and future military equipment complexity, performance and cost requirements. We must devise a paradigm shift in the electronic component/equipment design process.

Students in engineering and science have little access to formal training in the intelligent manipulation of the models they develop or in the use of modeling and simulation to do design. The creative aspect of design synthesis and modification is lacking in current curricula.

Tools for rapid design and prototyping are geared to low frequency (<100 MHz) digital electronic circuits. Design tools for defense-critical functions (high frequency analog/digital, microwave, optics and electromechanical) are 5-10 years behind state-of-the-art commercially available digital CAD.

D.2 Research/Education Recommendations

Recommendations relating to research/education needs include the following:

- Expand CAD education to insure adequate supply of microsystem designers trained to apply advanced modeling, simulation and design automation disciplines to achieve effective concurrent engineering of manufacturable, maintainable equipment.

- Research is needed to develop design tools and methods for high speed circuits—e.g., chip synthesis and MCM tools.

- Establish formal verification methods to provide a comprehensive method for proving that a given hardware design is equivalent to its specification.

- Establish design for test methodologies for analog and analog/digital circuits and systems.

D.3 Research/Education: Desired Level of Funding

$2-4M/yr. for 5 yrs.

D.4 Research/Education Payoffs

This effort is critical to the rapid, interactive or automated design of high speed (>100 MHz) circuits. In particular, investing in CAD research and education will:

- Help establish a globally competitive workforce of skilled designers for the affordable and rapid development, fielding and support of high performance, technologically superior military equipment.

- Reduce, by 75%, high speed (>100 MHz) circuit design time and costs.

- Pave the way toward achievement of several orders of magnitude faster techniques for hardware design verification.
APPENDICES

Appendix 1. Session Summary Reports
Appendix 2. Computer Aided Logistics Study (CALS) Recommendations
Appendix 3. Context for Future Vision of CALS
Appendix 4. Glossary of Acronyms
APPENDIX 1: CAD STAR SESSION SUMMARY REPORTS

A. Session 1, Plenary Session: Session Chairman, Robert Bierig

The primary objective of the Plenary session was to provide a set of "overview" talks that spanned the full spectrum of CAE/CAD issues associated with engineering and manufacture of platforms, electronic systems, subsystems and components. In addition, there were two presentations directed at the description of some of the "broad scope" Government-supported efforts that have association with CAE/CAD/CAM capability. The final talk addressed opportunities and challenges facing the CAE/CAD industry in the coming decade.

Lowell Aspholm of the Boeing Commercial Airplane Group (BCAG), the session’s first speaker, presented a background description and status report on the CATIA (Computer Aided Three-dimensional Integrated Architecture) system. Planning for this system began in the mid to late 1980’s and, while the system is now operational, full implementation is not yet complete. CATIA represented, by a considerable measure, the largest automated computer aided engineering and manufacturing system addressed during the STAR. CATIA, while marketed in the U.S. by IBM, is of French origin (Desault). It is of some interest to note that a foreign product was deemed by Boeing to be the best available for its needs.

The Boeing vision that preceded acquisition of CATIA was to create an end-to-end integrated product design and to build a system with a commercial airplane focus. It was noted that for the types of product made by BCAG, approximately 15% of product cost is in engineering and 85% is in manufacturing. Consequently, return-on-investment (ROI) considerations dictated that the resulting system support all aspects of the manufacturing operation:

The decision to buy rather than build was influenced by Boeing’s experience with a past internal effort to develop the needed automation capability. In-house work on a system named "Tiger" had begun in the late 1970s and by the mid-1980s an operational system still did not exist. Consequently, timeliness favored a buy decision. Other factors influencing the buy/build decision included availability, compatibility with customer/supplier systems and development/maintenance resources.

It was recognized at the outset that acquisition and implementation of a system such as CATIA represented a major change in the working environment for BCAG employees. Consequently, the acquisition plan included a very detailed set of preformed evaluation criteria as well as a comprehensive implementation plan that included user training, evaluation test by programmers, evaluation tests by users, an in-house support plan and planning for future enhancements as well as other features.

The comparison between 1985 and 1991 work environments clearly demonstrated the impact to date of CATIA: manual drafting tables reduced by 90%; design and manufacturing is now CATIA based instead of being spread over multiple systems; aero and lofting lines are on CATIA instead of being resident on two different systems; bill of material (BOM) processes have...
been partially integrated (and will eventually be fully integrated), replacing separate BOM systems for engineering and manufacturing; increased use of digital mockup has greatly reduced dependence on physical mockup; and microfilm readers have been replaced by REDARS for viewing drawings in both engineering and manufacturing. Electrical design appears to be the one work area that has not profited significantly from CATIA; it is still done on a mainframe using CAD systems for circuit board and schematic engineering.

In concluding, the speaker made a pointed plea for implementation of standards, maintaining that the creation of standards is of little use to users unless such standards are implemented and become routinely available in commercial hardware and software products. The absence of implemented standards complicates the use of automated systems for communicating data to customers/suppliers and causes continuing difficulty in interfacing applications to systems such as CATIA. Two areas that remain to be fully resolved are the conflict between central databases vs. distributed databases and the transition in work culture enabled by automated systems—particularly concurrent engineering, bringing suppliers into the new process, etc.

One of the more interesting admissions made by the speaker is that they continue to puzzle over issues of ROI. This question, while not explicit in other talks, is certainly one of the more critical issues facing management of both CAD vendor and automated design (AD) user companies. Maybe we need an ROI model activity. Principal issues noted were the need for implementation of standards and data transport problems caused by differing data formats (models).

The second talk, presented by Don Close of Hughes, described the ongoing activity within Hughes to provide a company-wide integrated CAE/CAD/CAM system serving all Hughes organizations. The Hughes objective appears to be comparable in scope to that undertaken at Boeing for CATIA. Planning for this venture is resident at the Hughes corporate office level.

The central objective of the activity is to provide systems and standards that will allow standard product description data to flow throughout a company-wide network to and from multiple organizations. The point was made that such a system must necessarily involve the user community if it is to be successful. This theme was apparent in all presentations in the STAR dealing with large-scale automated process systems—i.e., issues of support infrastructure and user acceptance are at least as important in determining the success of automated data systems as technical capabilities.

The Hughes view of CAD/CAM integration is divided into six process-related segments:

- Task integration—i.e., schematic capture and simulation.
- Task integration—i.e., circuit design=schematic capture + simulation + documentation.
- Function integration—i.e, electrical design=circuit design + physical design + test + data management.
- Process integration—i.e, electrical design + mechanical design + manufacturing & logistics planning.
- Business integration—i.e, computer aided engineering + procurement + production + support + administration + finance + marketing.
- Enterprise engineering—i.e, cooperating businesses such as all F22 contract activities.
It is Hughes' view that current capability allows task integration; accordingly, the focus of the company's CAD/CAM integration planning is toward a system that will couple task, function and process integration into a coordinated whole, while leaving the ultimate goal of enterprise integration for the future. A key element in this effort is development of a common data model which incorporates product data structure, parts data structure and relationships. Hughes' approach to integration is to apply its standards for data models, data interfaces, tools and frameworks to a company-wide set of common CAD/CAM system requirements, leaving open for future consideration the possibility of migrating to a system based on commercially available CAD/CAM assets.

The point was made that adherence to data standards is necessary but not sufficient to guarantee quality products that are producible, testable, reliable, etc. In addition to data standards, the capability to check results against requirements automatically via CAD tools and the availability of foundry information to drive CAD tools were cited as necessary features of an integrated CAD/CAM system.

Principal issues noted were that an industry-wide focus on formal data definition and data management standards is needed, Government initiatives need to go beyond CALS and PDES, and DoD should give industry incentives to pursue a consistent set of data and communication standards to adopt a process focus and to base business transactions on electronic standards.

The third and final "technical" talk of the Plenary Session was presented by Prof. Harold Carter of The University of Cincinnati. His topic was Computer Aided Engineering for Electronic Subsystems and Components. Examined were the status and user needs of four classes of tools: CASE, design, analysis and test, in the digital, analog and mixed technologies. It was noted that while a basis for integrated CAE for digital-chip-level products currently exists, there is relatively little capability available to support comparable capability for analog and mixed technology products for purposes of specification, design, simulation and test.

For board-level products, the division of capability is similarly ordered, but less overall capability exists for all technologies. In the case of software engineering, CASE tools for specification and design exist but the coding and test remain mostly manual operations. Indeed, the specification capability noted for the analog area at both the chip and board levels is MHD L, a product that exists only in part at the present. Its promise is yet to be realized. Consequently, no current specification capability is now available for either the analog or mixed technology areas.

Much of the message from this presentation resonated with the emphasis on "process" in the preceding description of CAD/CAM integration at Hughes. However, neither speaker specifically mentioned the present deficiencies in specification, design and simulation at the "system" (multiple, interconnected subsystems) level. This remains an unaddressed need.

Recommendations call for focusing greater effort on the following:

- Integrated engineering, including the use of data engineering to provide a capability for functional simulation and formal verification.
- Designing for quality—i.e., provide capabilities for statistical optimization, for tool verification, and for incorporating test description and documentation into the design process.

- Improving tool quality—i.e., improve user interfaces and accelerate tool development.

- Developing tools that demonstrably support the design process—i.e., use well-established standards for integration, integrate electrical CAE with other established technologies and archive data for reuse.

The principal issues addressed in this presentation were the lack of specifications for tools in analog and mixed technologies, limited simulation capability, very limited test documentation capability, and the labor-intensive nature of software coding and test.

The fourth and fifth presentations were provided by Matt Weden of the CALS Office and John Hines of AFWL. Both speakers addressed ongoing DoD-sponsored efforts to bring a semblance of order to existing chaos in software and hardware systems.

Matt Weden described the scope and objectives of the CALS program. Its primary objective is to reduce cost to DoD by enhancing the existing acquisition and logistics infrastructure by the process of integration and modernization. Since CALS is directed toward automation and integration of technical information for weapon system acquisition, design, manufacturing and support, it offers the potential for a 20%-30% DoD savings for information-intensive processes over current practices because one-third of the DoD budget is associated with acquisition and support. It was further noted that the Navy/Marine Corps spends $4B annually for technical information; similar cost levels were attributed to the Air Force and Army.

One of the more surprising statements made in the presentation was that "systems have been demonstrated or are in view to manage the full range of technical data." This opinion conveys a higher level of confidence than was expressed by the other speakers in this session.

The CALS is a three-dimensional model; it includes Control Architecture (policies, organizations, functional, technical and data standards and data models), Computer Systems Architecture (hardware/software systems and communication networks) and Information Architecture (functional process models). Current deficiencies are perceived to lie principally in the area of Control Architecture. The current implementation plan will eliminate these deficiencies sometime after the year 2000.

Of the six recommendations presented, the one that "clearly defines organization, responsibility and accountability for CALS implementation" stands out. The CALS organization shows three major divisions: CALS Program Management, which includes business relationships, CALS Planning, CALS/CIM and Public Relations; CALS Functional & Systems Division, which includes functional requirements, development, implementation and migration and development and maintenance of CALS architecture; and CALS Technical and Standards Division, which includes standards management, standards development, test and approval and development of acquisition guidance. The CALS architecture is implemented by major DoD weapon system
programs. The amount of money spent toward the objectives of the CALS program is unknown because of the broad scope of the effort and because financial control does not reside in a central organization. The question remains whether CALS, as presently organized, can be the "incentivizer" to motivate industry to accept consistent data and communication standards, as recommended by Don Close of Hughes.

Principal issues addressed encompassed the development of standards for interfacing humans to systems and tools, tool interface standards, tool commonality for a broad class of users, and control of data.

John Hines provided an overview of some of the current DoD activity related to CAD. He cited six programs that range from automated ordering (ATOS—Automated Technical Ordering System, Air Force), data management (EDMICS—Engineering Data Management Information and Control System, Navy), technical order management (AFTOMS—Air Force Technical Order Management System), maintenance ordering (IMIS—Integrated Maintenance Information System, Air Force) and technical information (JUSTIS—Joint Uniformed Services Technical Information System) that represent about $1B of DoD investment. He also gave a much-needed definition of three important programs: (1) PDES-Product Data Exchange using STEP; (2) STEP-Standard for the Exchange of Product data; and (3) PAP-E-PDES Application Protocols for Electronics. Much of the remainder of his presentation was directed toward description of the PAP-E program, which has the objective of:

- Providing application protocols sufficient to represent exchange and utilize information for the design, manufacture, integration, test and reprocurement of electronics,

- Facilitating harmonization of electronic data standards,

- Demonstrating information models and tools developed that show usefulness in "real" applications,

- Gaining leverage by cooperating with other efforts (PDES, CFI, RAMP, etc.).

PAP-E is a 48-month program which seeks to move acquisition from "build to print" to "build to structure" or "build to function." Major problems and issues relate to the intellectual property of the "build to structure" concept, and to the need for synthesis tools to make "build to function" more efficient. The primary problem with "build to function" is the current limited availability of good behavioral models.

The theoretical value of accurately simulating electronic systems was clearly evident in a chart that plotted design changes as a function of time for both a simulated and unsimulated system.

In his conclusion, Hines underscored the necessity of an integrated-system database. He exhorted system developers to demand needed data standards and tools. Similarly, he chided CAD manufacturers to "push" for the best data standards and encouraged CAD vendors to provide compatible tools to the user community.
Principal issues addressed were system integration, data representation and management, need to increase industrial involvement in CAD asset development, shortage of good behavioral models, intersystem communication, and intrasystem communication.

The final presentation of the Plenary Session, given by Prof. Richard Newton of The University of California, Berkeley, examined "Design Technology Challenges in the 1990's." The talk was completely oriented toward the silicon digital business sector. Despite that bias, many of the points made appear to be valid guidance to the analog and mixed technology areas as well.

Design technology, according to Newton, includes CAD tools that support simulation and synthesis from chip through board layout, integration and management of tools, the technology of creating and maintaining the user-system interface, hardware emulators, accelerators and interfaces and design decision support systems. Major problems are in design technology, weak participation by users, and the absence of a widely available "prejudice free" integration standard. According to Newton, the Government can play an important role in providing the required integration standard.

To provide a major high level design aid, Newton cited the integration of capabilities needed to perform synthesis, test, verification, design capture and availability of improved libraries. He noted the need for mathematical foundations for design representations and seamless coupling among the various levels of design. He commented on enhancements needed within VHDL—i.e., ability to synchronize elements in a data flow view and the defined policies of VHDL-based synthesis.

In the area of very large chip design there is a need for mask checking and compensation, as well as for major improvements in existing tools to increase their capacity and improve their reliability. Additional support is required for analog constraints and analog module generators.

Major opportunities exist in the coming decade in the following design technology areas:

- High-level design aids
- Physical/electrical design of very large chips
- Programmable hardware
- MCM technology
- Error-free software
- Infrastructural support

Newton pointed out that while multi-chip module technology will become a major product opportunity in the 1990s, the U.S. is not yet taking proper steps to exploit this emerging market. The MCM market warrants serious attention because of the increasing difficulty of making a profit only in chipmaking as minimum feature size decreases. Consequently, chip vendors will increasingly design ASIC products around standard chip sets. This trend will create a market for custom parts composed of standard chip sets with specific die connections to provide needed functionality. Also, there is a very close association of "packaging" design with MCM product design and with specific tools needed for routing, design partitioning and power/noise analysis. Newton emphasized that packaging/MCM technology could provide the U.S. with an important
opportunity for controlling the flow of future microelectronics products. It is a capital-intensive business and U.S. industry has not yet faced up to this challenge.

Newton predicts a revolution in the testing of products in the early 1990s because of the use of synthesis techniques. Indeed, he considers synthesis the key capability for bridging the gap between high-level design requirements and the optimum use of tools and library parts to create the requisite product design.

Driven by rapid growth in embedded software products, error-free software is also considered a major area of opportunity for the 1990s. In some ways, Japan is already ahead in this area due to the emergence of the concept of the software factory and the absence of a "hacker culture" in Japanese society.

Newton presented interesting background data showing that Japan's threefold growth in world electronic data processing market share in the period 1984-1988 came at the expense of the U.S., while the rest of the world suppliers maintained a constant market share.

Newton cited the following major needs of future design technology (in order of priority):

- Prejudice-free integration environment
- Library support standards
- Methodology support and the ease-of-use issues
- High-level design aids
- Physical/electrical design of very large chips
- Programmable hardware
- Packaging/MCM technology
- Error-free software

Principal issues addressed were: system integration, models and standards, frameworks, synthesis, standard chips for custom parts (MCM), and large chip design.
B. Session 2, Frameworks: Session Chairman, Nicholas Naclerio

The second session of the CAD STAR contained four presentations on subjects related to the issues of frameworks. The first talk described the Wright Laboratory EIS program. The second addressed framework issues being pursued by MCC, a member of the CFI. The third talk discussed framework issues from the perspective of the integration of process equipment being carried out at Semiconductor Manufacturing Technology (SEMATECH). The fourth presentation described status and objectives of the MMACE portion of the Vacuum Electronics Initiative.

An unscheduled "rump" session on framework was held to address some of the issues that emerged during the scheduled session. From AGED's point of view, the "rump" session was probably a richer source of information than the formal session.

An overview of the Engineering Information System (EIS) was given by Nancy Giddings, EIS program manager. EIS was an Air Force manufacturing technology program carried out by prime contractor Honeywell, with support from XEROX and TRW. Work was completed in mid-1991.

The problems addressed in the EIS program shared common themes with most of the talks in the STAR Plenary Session—i.e., improved data management and exchange capability, increased tool interoperation and invocation, data models and protocols. EIS restricted its objectives to the digital IC domain. Some of the more generally applicable EIS objectives were to:

- Provide a cost-effective tool integration framework
- Facilitate exchange of design information
- Support design management and data reuse through a suitable framework
- Be adaptable to future engineering practices
- Be compatible with transition from existing design environments
- Encourage tool portability, a uniform design environment and widespread acceptance of EIS.

In order to achieve these objectives, the EIS effort carried on requisite technical development work and, in addition, undertook coordination with four individual standards groups, seven related programs and broadly based design community workshops. The importance of developing a broad consensus soon became obvious and ultimately became a major part of the program.

The technical subjects addressed by EIS included:

- An engineering information model
- An application object model
- An object management system
- Database and file management systems
- Engineering environment services
- The publication of a user interface management system and glossary

It should be noted that EIS was a $20M program that appears to have accomplished "part" of its objectives. It was the opinion of the speaker that additional work needs to be done in the areas of data adaptation, model expansion and framework services. Given that this program was limited to only the digital IC domain, it seems apparent that addressing the problems associated with
function integration across the full electrical design spectrum (digital IC, analog, microwave, mixed and system level) will require expenditure of many tens of millions of dollars.

EIS also appears to have been a valuable prototyping program that delivered as many "lessons learned" as technical accomplishments. The following conclusions were provided:

- The role of a "neutral" party in community and standards activities is valuable.
- Commitment to a community approach is expensive in both time and money.
- Timing of objectives: the ability to know when to compromise and when to be tenacious is extremely important for program success.

The second talk was presented by Andy Graham, President of CAD Framework Initiative, Inc. CFI is a consortium activity supported by 49 companies, about 40% non-U.S. The ratio of Japanese member companies to European members is about 2:1.

The CFI mission statement is: "Define interface standards and facilitate integration of design automation tools, and design data for the benefit of end users and vendors worldwide."

Consequently, CFI concentrates its efforts on design data models, procedural interfaces and environment. Like EIS, CFI concentrates on the digital IC domain. In response to a question from the audience, the speaker indicated he had "no idea what to do about the analog model problems."

Some results of a recent survey were presented. The data indicated that:

- Only 5%-10% of electronic product design content is simulated,
- Multi-vendor tool integration is a most significant problem,
- Standards take too long to establish,
- Some standards do not exist.

It appears that current CFI work is directed toward short- to medium-term framework problems—i.e., function integration—possibly because CFI support is derived mainly from the CAD and IC vendor community. There was no discussion of a long-range strategic plan for the realization of process, business or enterprise integration.

Recommendations for DoD included:

- Endorse and support industry-backed standards efforts,
- Help develop information modeling technology,
- Catalyze basic integration of CAE/CASE/CAM disciplines,
- Support research for new design methodologies and process management tools.

B.1 Manufacturing Systems

The presentation of the SEMATECH efforts for development of an automated IC manufacturing system was given by Allan Weber of SEMATECH. The broad mission of this effort is to deliver systems that will enable U.S. companies to lead the world in semiconductor
manufacturing. The scope of work includes automated material handling, equipment interfaces, equipment control systems, and factory cell and shop floor control systems. While the focus of this development effort is toward large volume manufacturing, its goal is concurrent and closely associated in scope with the technologies being developed in the DARPA-sponsored MMST program. The future manufacturing environment is expected to include capabilities derived from both programs, batch processing via the SEMATECH CIM model and single wafer, special purpose (low-volume) processing via the MMST model.

A fundamental element of the SEMATECH activity is development of a framework that will permit integration and control of the equipment used in a semiconductor manufacturing environment. The program also includes requirements for development of software frameworks to support CIM development and application.

Like all other programs that address frameworks, the SEMATECH program is multifaceted and requires substantial effort for creation and maintenance of a development and implementation infrastructure. The manufacturing-systems program obtains factory needs from member companies, gets product constraints from past and ongoing product development programs, maintains coupling to other SEMATECH programs, maintains close coupling with industry and international standards groups, and provides progress reviews for evaluation by member companies. Neither program budget nor program schedule data were included in the presentation.

B.2 MMACE Program Overview

Presentation of status and objectives of the MMACE program was given by Bob Jackson, NRL MMACE program manager. MMACE is the CAD element of the recently initiated Vacuum Electronics program.

Microwave tube design has very complex CAD needs. While simulation techniques are quite advanced, use is inconsistent and tool-to-tool communication does not exist. The microwave tube designer needs the ability to simulate 1-, 2- and 3-dimensional electromagnetic interactions. Design, description and simulation of electron optics and electrostatic and thermal features of the tube are also fundamental design requirements. Since a microwave vacuum tube is a multi-material structure, description of materials, mechanical features and magnetic interactions is necessary in a comprehensive design process. Each of these areas requires different tools for description and simulation. The primary objective of the MMACE program is to provide a design environment that allows multi-tool integration in a team- or project-oriented design environment—i.e., data management, tool-to-tool data interchange, a vastly improved interactive graphical user interface, and a resource management system. The planned design system will be a framework in the same sense that EIS and CFH address frameworks.

MMACE is about to start its initial phase, program definition, and contracts updates have been awarded to four teams. The purpose of the first program phase is to define specific approaches and objectives for Phase II (Code Enhancement & MMACE System Integration) and Phase III (System Validation and Demonstration), and to provide a MMACE prototype system installed at NRL by mid-1993. The program duration is five years and is budgeted at $12M.
C. **Rump Session 1. Frameworks: Session Chairman, Nicholas Naclerio**

The program chairman, Nick Naclerio, conducted an "impromptu" evening "rump" session to address more specific issues of frameworks than were provided in the formal presentations. Some of the more significant findings of the "rump" session are noted below:

- The objective of developing a universal design framework is elusive. A framework consists of levels of functionality—i.e., tool integration, process or project integration and enterprise integration.
- Issues of framework interfaces represent a moving target.
- Many core framework services are domain dependent.
- Issues that need to be addressed:
  - Domain specific information modeling:
    - Cost of development
    - Test
    - Behavior
    - Specifications/requirements
    - Configuration information
    - Traceability
    - Software
    - "Iliy" information
    - Analog, RF, mixed technologies
    - Electromechanical
    - Validation
  - Library standards and data
  - VHDL usage guidelines
  - System-level design
  - Project and enterprise services

A second purpose of the rump session was to provide additional information on the status and needs that relate to the important area of device models. Talks were solicited from experts in the microwave, digital, analog and vacuum tube industries. Information provided by the speakers spanned the spectrum from device modeling to "pitches" for new computational machines and novel, futuristic electromechanical CAD systems. The speakers tended to address topics that were of current and personal interest to themselves rather than topics representative of industrial CAD user interests. Nonetheless, the points made by the speakers supported those of the formal session presentations on modeling and simulation, and indicated some possible future directions for enhanced CAD capability.

Bob Pucel of Raytheon's Research Division, who provided the first presentation, described how current microwave device modeling technology is coupled with various massively parallel computing techniques to achieve a valuable part of the overall computing environment. The two most significant impediments to first-pass design success of solid state circuits were noted to be deficiencies in large-signal-device models, and the difficulty of current simulators to account for circuit proximity effects. Various types of device models were compared, and their strengths and weaknesses noted. The de-facto standard curve-fit models are easily and intuitively constructed,
are usable in available simulators and are computationally efficient. However, these models have no firm foundation on the physics of the device, and provide no representation of internal dynamics. Consequently, they cannot be used to accurately predict performance and provide no coupling to the fabrication process. Models based on the underlying physics of the device overcome the limitations of performance prediction and coupling to the fabrication process, but at the expense of substantial model complexity and reduced computational efficiency. Two-dimensional numerical device models also provide the ability to predict performance and allow accurate description of structural features of the device, but at the expense of greatly increased computational time compared to the curve-fit versions. It would seem that all three device model types have a role to play in a complete CAD suite—curve-fit models for efficient circuit design, and physics and 2-D models for CAD-based device design experiments and device fabrication process optimization.

A significant portion of the presentation was devoted to a description of the computational impact of including massively parallel computing hardware into the CAD system. Comparison between the speed of the CPU used in standard CAD computer servers (Apollo DN 10K0, HP 720 and CRAY-2) and a Connection CM-2 parallel computer indicated that the Connection machine provided up to 10X, 3X and 3X faster operation, respectively. In a separate conversation, Dr. Pucel indicated that it was possible to structure the CAD program in such a way that only those computations that are CPU intensive will be used in the massively parallel server of a CAD network. It was Dr. Pucel's opinion that programming parallel machines is no more complicated than programming serial machines.

As multidimensional simulation and electromagnetic and electromechanical simulation become integral elements of "normal" CAD systems, it is probably inevitable that massively parallel computers (or very fast serial machines) will be needed to support requirements for interactive design. Unless the cost of such machines is substantially reduced, fast computational capability will become, by a large measure, the dominant capital cost in the CAD system hardware. (An ROI model would probably be very useful to industry.)

The second talk, on digital device modeling, was given by Scott Goodwin-Johansson of MCNC. Currently, a typical computer-based digital device modeling system contains analysis and simulation tools and while the "tool set" is relatively complete, compared to the microwave domain, many of the outstanding needs parallel those of the analog and microwave communities—i.e., improved simulation and analysis speed, improved output accuracy, ability to perform statistical modeling, ability to address new models, and a linkage between models and fabrication processes (physical models).

Three current model types and their attributes were compared: numerical (accurate and predictive, but slow), analytical (including geometry, empirical, relatively fast, and handles some physical effects), table (only one known, and accuracy depends on spacing of table entries).

An improved model representation structure was proposed, requiring the input of device geometry and process information. An example of the use of that model was given and it was demonstrated that it provided major speedup of simulation runs and some measure of performance prediction.
The central conclusion of the presentation was that existing digital device models are adequate for circuit simulation, but improved linkage to process variables is not well established.

Jacob White of MIT, the third speaker, was expected to be the analog device representative in this session. Instead, his presentation focused on a description of a developmental micro-electromechanical CAD system, MEMCAD. In effect, MEMCAD is a system that provides the capability for full 3D description of microelectromechanical devices. It is intended as a design environment for the automotive, medical, avionics and mechanical products markets. Consequently, the potential market for the system is very tentative as there is the need for development of 3D models and flexible manufacturing methods. In its present form it is a very memory- and CPU-intensive CAD system.

Current work in this technology is based at four locations: MIT, which is pursuing a system approach to simulator development; The University of Michigan, which is concentrating on the system user interface; a European center at Neuchatel; and a Japanese center at Hitachi. Both the European and Japanese work are focused on process simulation.

The speaker emphasized that much development remains to be done and that it requires contributions from an interdisciplinary community. However, the most fundamental enabling technology appears to be the ability to provide flexible manufacturing of small- or moderate-volume products. Without this capability, custom design of products was projected to be excessively expensive.

The final presentation, given by Jim Dayton of NASA (Lewis), addressed the status of simulation codes for design and analysis of microwave tubes. While the major conclusion of the presentation was that current codes accurately predict performance for a large number of structures, the description was by no means that of an interactive design and analysis capability. Computations are typically performed on mainframe systems (CRAY or VAX), with run times ranging from minutes to many hours. For instance, simulation of temperature distribution and thermally induced mechanical distortion was noted to require run times of five hours on a CRAY-XMP.

Current simulation capability provides for representation of "cold" response of coupled cavity traveling wave tubes (TWTs), dynamic electron beam refocusing, description of multistage depressed collectors, design of electron guns and cathode chemistry. The comment was made that while full 3D codes may be sufficiently accurate that cold testing is no longer necessary, the cost of full 3D simulation is currently very high.

While current codes provide accurate simulation results, data formats are highly variable, as is the user interface. One of the significant needs noted was reducing the user cost of installation, maintenance, and training of software. Better CPU efficiency was also cited as a major need.
D. Session 3, Modeling and Simulation: Session Chairman: Barry Perlman

This session dealt with various aspects of modeling and simulation. Issues discussed included the complexity of the problems being solved, the form of data/model representation and exchange, level of simulation complexity, statistical modeling and yield optimization, system modeling and electromagnetic simulation. Also, there was discussion of international CAD activities and issues.

The following were determined to be the major needs in this area:

1. Need to coordinate activities with CALS (STEP/PDES) effort to achieve data driven, product orientation and open data CAD system strategy. Such an effort would include information modeling and model migration strategy and shared data architecture—i.e., PDES. The architecture would be fully distributed with shareable data and services, have decoupled data and applications, be scalable and easily configurable, and support many standards. Concerns are stability of "EXPRESS" modeling language, information modeling fragmentation, coupling to the process, change management and dealing with a new and different approach.

2. Help define and enforce CAD standards, including modeling language(s) standards. Effort should continue to develop MHD, AHDL, etc., not only to provide a common modeling language but also to support a robust design environment. This would include language standardization activity, simulation tools and model development. Such effort would encourage use of higher levels of abstraction such as behavioral modeling and multiple levels of description.

3. Encourage development of mixed-signal (analog and digital) simulation, mixed-level (behavioral, functional and circuit), mixed-technology (electrical, mechanical, optical, thermal, etc.) and mixed-concept (electrical, control, digital signal processing (DSP), etc.) capabilities. The simulation environment should be "user friendly," interactive, graphical and fully integrated into a powerful framework/database.

4. Specific microwave modeling capabilities must cope with increasingly challenging device complexity and manufacturability issues. Items of interest are: (a) predictive physics-based and statistical nonlinear device models; (b) yield optimization with design centering of critical (active) components; (c) simulation of higher levels of complexity (system level) with close integration of mechanical/thermal/electromagnetic (EM), etc. design; (d) modeling interaction of components with each other and environment (package) to facilitate circuit compaction; (e) user friendly, graphical, interactive and tightly integrated CAD environment.

5. Improved numerical methods for EM simulation. Develop better codes—i.e., faster and more flexible methods, interfaces to other packages, graphics-oriented codes, robust algorithms, etc. Provide engineers with quantitatively accurate field theoretical solutions based on first principles. Encourage development of better algorithms to use on available platforms rather than deficient code running on supercomputers. The best of both worlds would be a tightly integrated and distributed computing environment to take advantage of highly interactive workstations coupled with more powerful computer servers. Massively parallel computers should be exploited.
6. Provide for fully integrated CAD environment. This capability requires the development of
circuit simulation and graphical layout—or "0D"; transmission line simulation—1D; physics-based
devices and planar simulation—2D; and more complete device and structural simulation—3D. It is
important to avoid duplication of effort and the attending redevelopment of what already exists!
In addition, new design automation algorithms, tools and techniques research is needed to advance
the state of the art.

Accordingly, effort should be directed at:

- Improved simulator architectures for optimized speed and memory use, open
architecture and user friendliness.
- Improved passive modeling (models vs structures) based on field theory (EM) and
circuit elements with primary focus on extension to millimeter wavelengths.
- Improved linear small-signal and nonlinear physics active models instead of curve-fit
equivalent circuits, including hybrid active models for Field Effect Transistors (FETs),
High Electron Mobility Transistors (HEMTs) and Heterojunction Bipolar Transistors
(HBTs).
- Use of common hardware description language—e.g., MHDL—to support fully
hierarchical design description and specification.
- Improved noise analysis for both active and passive components (1/f, am/pm, etc),
mixers, amplifiers and oscillators.
- Models for 2D and 3D geometries based on first principles, predictive with particle in
cell code, structural analysis, planar structures, transitions and antennas, etc.
- Tighter coupling of database between design and manufacturing.
- Optimization of systems design—not just circuits.
- Use of expert knowledge, heuristic, expert system approaches for design to preserve
knowledge.
APPENDIX 1 - 54 -

E. Session 4. CAD Tools - Status and Needs: Session Chairman, James B. Clary

E.1 Overview

For purposes of this STAR, CAD tools of interest are assumed to cover the entire system life cycle. Needs range from weapons system requirements definition to detailed hardware and software implementation. Driving these needs are modern weapon system complexity, life-cycle cost minimization, and system availability issues. The CAD Tool Session was structured to include viewpoints from the commercial CAD tool industry, independent research and development organizations, and universities.

E.2 Summary of Presentations

The first presentation was given by James B. Clary of the Research Triangle Institute. This presentation provided a broad overview of DoD electronic system problems and described the commercial CAD tool marketplace. As seen from the CAD tool vendor's point of view, the market for hardware CAD and software CASE tools totaled approximately $6.6 billion in 1990, of which about $1.8 billion was for hardware tools and $4.8 billion for software tools. There are a larger number of users who need tools at the "low end" of the system hierarchy, and therefore a strong emphasis should be placed by the CAD tool vendors on that area. Rarely do commercial hardware CAD vendors supply tools for use above the board level. Likewise, CASE tool vendors focus on unit-level code definition and generation tools.

To provide some perspective on DoD's requirements in this area, a "hierarchical tools framework" was described which highlighted the needs met by existing commercial CAD tools. Areas were identified where shortfalls presently exist in design automation aids. A corresponding weapon system "design process model" was described as a means of focusing on particular areas of the hierarchical tools framework of interest to the DoD. A comparison of the process model and the tool framework highlighted two important needs: (a) the shortfall in high-level design tools, and (b) the lack of connectivity between classes of tools.

The following DoD methods and tool needs were deemed critical:

- Ability to manage the complex system design process.
- Ability to optimize designs at the global system level (versus local subsystem level or below).
- Ability to trace requirements to implementation.
- Ability to effectively move data between tools.

Critical CAD technologies identified by this analysis were:

- Abstract (high-level) simulation capability—e.g., architecture-level tools
- Frameworks (tool integration)
- Standards (data exchanges)
The second paper in this session dealt with the role of language in CAD and was presented by David L. Barton of Intermetrics, Inc. Fundamentals of computer languages as they apply to CAD were discussed. Areas of language usage in CAD were discussed, including:

- Human/tool interface
- Tool/tool interface
- Tool infrastructure

A hierarchy of design languages was described which included English, VHDL, Ada, and MHDL. The role of formal languages such as these for transferring design information between Government and contractors, along with languages that can verify design requirements via simulation, were highlighted as keys to successful DoD programs.

CAD language areas with particular needs were said to include:

- Continued development of languages for different design areas.
- Increased ability of languages to exchange information.
- Increased conversation between CAD tools in different design areas.
- Decreased cost of language tool development.
- Increased visibility of language facilities and features in CAD development and experimentation.

The third paper in this session, entitled "Technology Status Report on Digital Synthesis," was presented by Steve Carlson of Synopsys, Inc. Synthesis was described as a process of translating higher level descriptions to lower level descriptions and optimizing the lower level descriptions to improve the quality of the design. Three types of synthesis were described. The lowest level and best understood is logic synthesis. Logic synthesis involves translating from logic-level circuit descriptions to IC layout information. The second level is register transfer level (RTL) synthesis. RTL synthesis involves converting clock diagram level designs into logic level designs. The final level of synthesis is behavioral synthesis. Behavioral synthesis is the most difficult of the three because of the need to cross the behavior-to-structure boundary. Behavioral synthesis is usually constrained to a particular application domain such as digital signal processing.

Recommended areas for further R&D in synthesis issues included scheduling and automatic partitioning. In the RTL synthesis area, better results are needed for less-perfectly described designs. Additional support is also needed to address Hardware Description Language (HDL) issues—such as links between HDL and schematics, better area and speed predictions and improved overall quality of results. All of these areas are presently receiving some investment from the private sector.

The fourth paper in this session was entitled "Software/Hardware Codesign: A Critical CAD Technology" and was given by Geoff Frank of the Research Triangle Institute. Software/hardware codesign refers to the simultaneous design of hardware and software and involves:

- Optimizing system design by trading off software and hardware design features in order to help achieve system quality goals.
APPENDIX I

- Verifying that the software and hardware designs for a system are consistent.

- Validating that the integrated software and hardware designs meet system requirements.

The objective of software/hardware codesign is to help achieve system requirements such as performance, fault tolerance, and security in higher performance, highly reliable, distributed computer networks.

Point solutions for systems engineering using software/hardware codesign presently exist. However, these architecture-level tools need to be tightly integrated with requirements derivation, hardware CAD, and CASE tools, as well as with evaluation tools.

Needs in the software/hardware codesign area include the transfer of existing software/hardware/odesign technology to extensive practice and the integration of software/hardware codesign tools with other tools used throughout the system design process.

The fifth paper in this session, "CAD Tools for Packaging and Interconnect Design and Simulation," was given by John L. Prince, Acting Director of Packaging Sciences at SRC and Professor at the Center for Electronic Packaging Research at the University of Arizona. This paper discussed tools for hardware design of multiple-chip electronic assemblies. These include: (1) partitioning, (2) physical, and (3) simulation. Technology drivers for the year 2001 include: multi-chip modules, 10-100+ chips/module thin-film interconnects, high-density 1000+ I/Os per chip, and simultaneous power switching capability of 100-3000+ watts/module. Individual chips will provide 2-5 GHz clock frequency and 20-50 ps edge speed at the chip boundary, operating at 1.2-2.0 V supply voltage.

Current limitations are imposed by deficiencies in: (1) fundamental engineering knowledge, (2) mathematical and engineering algorithms and modeling software tools, (3) integrated design system, and (4) skilled manpower.

Accordingly, further investment is needed in:

- Performance-driven place/route tools.
- Rapid simulation tools.
- Development of design expertise and algorithms to raise the intelligence level of the system and optimize detailed simulation.
- Architectural/partitioning tools and techniques.
- Extension of design and simulation techniques to hybrid electrical/optical systems.
- Extension of simulation tools to comprehend mixed analog/digital/MMIC (Microwave Monolithic Integrated Circuit) systems.
- Efficient EMI simulation of year 2001 packaging structures.
- Test tools and integration of test tools.
The final paper in this session, "Design Verification and Test Generation," was presented by Professor Jacob A. Abraham, Computer Engineering Research Center, University of Texas. Two major problems were discussed:

- How to ensure the absence of design "bugs" and
- How to ensure that the manufactured chip is free of defects.

According to Prof. Abraham, these fall into the "known difficult problems" category and therefore innovative approaches are needed to solve or circumvent these problems.

The classical approach to the first problem is based on simulation. However, simulation often provides poor fault coverage. An alternative approach uses Ordered Binary Decision Diagrams (OBDDs). While this method catches all errors, it can be expensive in both space and time. A promising alternative approach is to use hierarchy and information abstraction.

The conventional approach to the second problem is to use input test patterns and insert faults until a set of test patterns is determined which will detect a high percentage of the faults. Using a fault selection technique, preliminary experimental evidence indicates that two orders of magnitude reduction in hardware accelerator time is possible with no loss of fault coverage.

Future work in testability should include:

- CAD tools for design verification.
- New algorithms for test generation and fault simulation.
- Use of parallel and distributed processors.
F. **Rump Session 2, Modeling and Design Synthesis: Session Chairman, Randy Reitmeyer**

The rapid and affordable development, acquisition and fielding of high-performance electronic systems is critically dependent on design synthesis tools and the supporting design libraries and simulation.

The design problem covers a domain ranging from the system level down to specific chips. Overall design methodologies, tools and design libraries are essential to enable system and/or component designers to rapidly decompose designs hierarchically and synthesize products based on hardware description language and performance specification generators.

F.1 **Digital, Analog and Microwave Synthesis**

The first presenter, Mitch Mlinar of EEsof Inc., provided a brief assessment of digital, analog and microwave synthesis. Synthesis tools for low frequency, complex digital integrated circuits are well along in development and availability. The digital tools, however, start to fail apart at higher speeds when crosstalk, for example, comes into place. Synthesis tools for complex analog and microwave circuits generally are not available except for point solutions—e.g., filters, couplers, matching networks, and certain amplifier problems.

All three synthesis domains (digital, analog, and microwave) hit a wall located somewhere between the heuristic and algorithmic approaches. For well-known problems—e.g., low frequency digital ICs—algorithms are available to yield design solutions. Once past today's well known problems, one finds oneself moving into the heuristic approach. Whereas significant progress has been made in algorithm-based tools for digital circuits, progress in analog and particularly microwave circuits is very slow. Thus, as design complexity grows, more problems are falling into the heuristic domain. We don't currently have the required algorithms, or existing algorithms take too long to provide solutions, even on high speed machines. Numerous design problems therefore exist that are too complex to be accurately addressed by humans, but too unrestricted for computers. On the other hand, many conventional design problems are computable algorithmically because the domain has been limited. Selection of the architecture by the designer is thus supported by special-purpose tools. To address broader constraints, the synthesis tools for digital, analog and microwave domains must operate at a higher level of abstraction.

In order to design at a high level, knowledge-based tools must first limit the scope of the problems. Then the computer can efficiently explore solutions in the restricted design space. This defines the domain of the human-computer team, or "Virtual Design Environment." In the Virtual Design Environment the human guides the design process and explores alternatives, while the computer recalls past designs, evaluates solutions, provides feedback and does the bookkeeping.

Heuristic tools will be needed more and more as designers push beyond the capabilities of the range of algorithms. Heuristic tools need to be efficient. This can be achieved by narrowing the scope of the problem and using the human to define a set of computer-based point tools to jointly explore the design solution.
F.2 Principal Issue (Digital, Analog, Microwave Synthesis)

One of the major deficiencies of present CAD capability is the absence of a one-button synthesis tool for high-frequency digital, analog and microwave designs. There is a pressing need for a designer-in-the-loop, "Virtual Design Environment."

F.3 Analog Synthesis

The next presenter, Rick Carley, Carnegie Mellon University, focused primarily on analog synthesis. As much as we would like to design totally in digital terms, it is not possible for several reasons. First, the world is analog for sensing, transducing, robotics, speech, vision, etc. Second, fast digital circuits exhibit analog behavior. Thus, high digital speed digital ECL, CMOS, GaAs, and HEMT device design is quite similar to analog circuit design. In the future, high-speed digital synthesis will need capabilities similar to analog synthesis.

The analog synthesis capability must help the designer explore trade-offs and address manufacturability constraints. The techniques of layout compaction used in early digital compiler tools won't work for analog. Unwanted electrical interactions that affect circuit performances—e.g., noise injection from power, ground, clocks and substrate; sensitivity to process variations during fabrication degradation of frequency response due to parasitics, etc.—are significant concerns for analog circuits.

Early synthesis techniques, which used SPICE in an optimization loop, were expensive to use and often did not converge. Simulation-based methods were good for tuning a circuit design. The equation-based approach, where the designer supplies equations that predict performance, has ushered in a new way to explore a large design space to achieve good designs. The Carnegie Mellon University OASYS system utilized the equation approach along with hierarchy, topology selection (adapting topology to requirements), refinement (where you get your equations) and backtracking to correct design problems. The hardest part is developing the equations.

Current analog synthesis tools, such as Autolinear, utilize the equation-based approach. However, they do not allow new knowledge to be added. Acquisition of knowledge must be made much easier, the accuracy of models improved, the manufacturability constraints addressed.

Analog layout is a serious bottleneck due to the complexity of analog functions. Automated layout must deal with noise injection, coupling from clock lines, unequal nets, matching of components, etc. Recent research has resulted in analog cell designs—e.g., op amps, comparators—that are laid out 10% larger than handcrafted designs, in about one hour. The cells need to be assembled into complete chips by layout tools that can understand all the analog parasitics and can accomplish placement, global and power bus routing, etc.

The tools must have a simple user interface for the designer to intervene during design. By 1995, equations that describe performance could be supplemented by special-purpose numerical routines. Expert knowledge must be included for design starting points and ranges. Powerful optimization methods are needed that seek out globally optimal solutions.
F.4 Principal Issues (Analog Synthesis)

DoD should promote and push to fill the gap between low frequency analog and microwave circuits. This strategy could benefit both high speed analog and high speed digital circuits. The industry’s focus on short-term synthesis development is severely limiting its investment in longer-range research aimed at eventual equation-free synthesis. The payoff of analog synthesis could substantially decrease development time and costs.

Also, the user interfaces to powerful synthesis tools are critical. Analog synthesis requirements must be reflected in VHDL and AHDL (Analog Hardware Description Language) standards. The tools should be capable of learning from past designs.

F.5 CAD for Modeling, Simulation and Manufacture

Bruce Donecker of Hewlett-Packard, Santa Rosa, CA, discussed CAD for Modeling, Simulation and Manufacture, focusing primarily on microwave and analog areas. He pointed out that sales of design tool software for the low frequency analog and digital markets are currently running at about $1B. The instruments for those design applications are valued at about $2B. In the high-frequency RF and microwave area, the software market is about $35M, with instrument sales at $700M. Despite the low level of sales in high-frequency CAE, things are now moving in the right direction. In the past two years, the product availability of nonlinear frequency domain and electromagnetic simulators has boosted sales significantly. More tools that work are becoming available. For example, tools used in the design of a 50 GHz traveling wave amplifier provided circuit designs that worked the first time, with excellent agreement between predicted and realized performance.

Mr. Donecker, by way of highlighting a top-down design process, pointed out that design synthesis tools are lacking for high-frequency applications. Currently, bottom-up design and simulation is the commonly employed methodology. He reiterated the view that a substantial opportunity exists for research in RF/microwave design synthesis, and indicated that the hardware description language is the basis for various synthesis tools that work at different levels of the design hierarchy.

The emergence of electromagnetic simulators is improving the model development process for high-frequency passive structures. Limited-generality models, based on electromagnetic simulation data, are practical to develop (in a few days to a few weeks) on fast workstations. Full-generality models are impractical due to the sheer volume and complexity of the resulting data.

Due to market pressure, CAD tool vendors will continue to support the further development and enhancement of high frequency electromagnetic simulators in terms of speed, accuracy, versatility and ease of use.

In high frequency models for active structures, equivalent-circuit physical models exist for the most popular device types, but accuracy is limited for large-signal applications. Models for advanced device types (HBTs, HEMTs, etc.) are in the research stage. Traditional models rely on
measured AC and DC data to compute the response of the equivalent-circuit model, using an optimizer to adjust model parameters until the model and device performance are close.

A new model-generation approach is emerging that replaces device parameter extraction models by taking measurements, running the data through a transform (based on physics) and outputting state-variable tables of the nonlinear simulator directly. There is no equivalent circuit, there are no equations, there is just data interpolated in real time. More measurement time is needed to do model generation compared to equivalent circuits model extraction. However, data reduction time is substantially reduced to < 1 min for data-based models compared to several hours for equivalent circuit physical models. Accuracies of the new method are very good.

High frequency circuit simulators are very powerful and versatile, and allow one to add one's own models. This is an area that is commercially self-sustaining. Trends in this area include expansion in functionality, enhanced performance, greater ease of use and fuller library support. In addition, links with test equipment and simulators are continuing to expand—i.e. the measurements can be used for signal sources for nonlinear simulation.

Research is particularly needed to develop high-frequency mixed-mode (analog and digital) circuit and system simulation capabilities. Some system-level, low frequency, mixed-mode (analog and digital) tools exist and are developing. At high frequencies, available tools are pretty much analog. A significant opportunity exists for doing parameter extraction at the system level, comparable to that done at the circuit level. It is not clear whether the Government needs to provide the resources to develop this opportunity since this will likely be handled by the commercial CAD tool vendors.

Manufacturing-based generation of statistical high frequency CAE models is another key area. Manufacturing procedures involve a lot of testing and could be a prime source of data for the design process. The measurements are taken for specific products rather than providing models for the next round of design optimization. The test equipment and computer aided test programs must output the right form of data.

Other areas of opportunity for RF/microwaves include computer aided component selection for high-level assembly integration. In addition, little work is going on in computer aided diagnosis based on CAE fault simulation. Also, computer aided tuning is needed using simulation techniques.

F:6 Principal Issues (CAD for Modeling, Simulation and Manufacture)

A substantial opportunity exists for research in hierarchical design decomposition and synthesis based on hardware description language and performance specification generators.

For full generalized models, based on electromagnetic simulation data, ways are needed to efficiently develop the models and compress the large volumes of associated data.

Research is particularly needed to develop high frequency, mixed-mode (analog and digital) circuit and system-simulation capabilities.
Other opportunities include: computer aided component selection for assembly integration, computer aided diagnosis based on CAE fault simulation, and computer aided tuning based on CAE design simulation.

F.7 Key Enabling Technology

The last presenter, Dave Evans of CLSI Solutions, focused on model libraries, the key enabling technology. The rapid and affordable development of electronic systems requires engineering methodologies, CAE tools and the libraries that underpin the entire design process. Organizations throughout the defense and private sectors are adopting top-down design methods and investing millions of dollars in electronic CAE systems, but they are also duplicating efforts for redundant model development and maintenance of the same or similar models of parts across companies.

The real cost of CAE triples over its life due to library development and maintenance costs. End user expenditures to develop part models become hidden costs that dilute expected productivity. As electronic complexity increases by orders of magnitude in both chip and multichip configurations, component library development will mirror those complexities.

The lack of electronic component libraries leads to schedule slippage and less than comprehensive design validation. In many cases, only 5 to 10% of designs are simulated because of library nonavailability.

F.8 Principal Issues (Key Enabling Technology)

Component models must be in a single, industry-standard hardware description language. We currently have VHDL for digital electronics. Models must be produced and validated as a by-product of the design process. To overcome the logjam, means must be found to automate the modeling of existing parts.
G. Session 5, University Research and Education Programs in the Design
Technologies: Session Chairman, Ralph Cavin

G.1 Introduction and Session Overview

The session on university programs was designed to provide a balanced perspective on both
university research and education programs in computer aided design for microsystems. (Loosely,
a microsystem was defined to be a packaged multi-chip assembly.) It is generally agreed that
university research programs have contributed very directly to the U.S. CAD technology base,
which is unsurpassed in the world. Federal and industrial support have sustained the university
research programs over the past decade and have helped to achieve U.S. leadership in the design
technologies. CAD research is a knowledge-intensive (rather than equipment-intensive) discipline
and thus ideally suited for university effort.

G.2 Presentations and Recommendations

The first two presentations of the session were given by Justin Harlow, III, of the
Semiconductor Research Corporation (SRC) and by Robert Grafton of the National Science
Foundation (NSF). These organizations are two of the major sponsors of university research in
CAD, together investing slightly less than $10M per year in CAD research and education. Other
Government agencies, such as DARPA and the Service research offices, also invest in CAD
research for microsystems, but the level of that investment is not known precisely. At the most,
perhaps $5-10M per year is invested in CAD research by these agencies. Since the loaded cost of
supporting a graduate student is of the order of $50K per year, this indicates that approximately
400 graduate students are being supported in CAD research and that about 100 to 150 graduate
students with CAD skills complete their degrees each year.

NSF has denoted system-building as a special thrust in its Microelectronics and Information
Processing (MIPS) Division. The aim is to encourage translation of innovative system concepts
into demonstration hardware/software systems. This new thrust may serve to stimulate the need
for improved education programs in system design and prototyping, providing a much larger
number of engineering students and faculty with first-hand experience in system design. NSF and
DARPA are sponsors of the MOSIS (Metal Oxide Semiconductor Implementation System)
national fabrication service that allows many students to translate their designs into silicon chips
and provide a basis for physical corroboration of the design theories taught in the classroom.
MOSIS is acknowledged as a valuable national asset that supports both education and research
programs in CAD at the chip level.

SRC has developed a 10-year road map that identifies and supports research needs as
perceived by SRC members. Components of the road map include research plans in the areas of
circuit design, design synthesis, design verification, physical design, and product development
environment. This SRC research plan is comprehensive and may represent the most complete
vision of the evolution of design technology now available. Future design emphases include
systems-level synthesis, formal verification, and hardware/software codesign. (These topics came
up frequently throughout the STAR.) If these research efforts are successful, future design tools
will no longer be limited in their throughput capability. It appears that SRC will have adequate funds to implement its 10-year research plan.

Since it is not possible to treat all university CAD research and education programs in one session, a "sampling" strategy was adopted when the session was organized. The first two university speakers (James Aylor of the University of Virginia and Joel Schoen of MITRE) focused on research and education issues in microsystem design. Professor Aylor pointed out that system design typically involves both hardware and software design and that these two domains are often treated separately and only combined at the end of the design process. He recommended the development of design tools that enable integrated software/hardware codesign. He also pointed out that there are other design domains requiring integration codesign for performance and reliability. His list of future challenges included design environments with enhanced capabilities including faster simulators, tools to support larger designs, standards (languages, architectures, modeling representations), intelligent user interfaces, new design validation methods, and support for specification-to-behavior transformations. Prof. Aylor emphasized that the ready availability of large transistor counts will foster new value-added products, including life-cycle support applications in future designs—e.g., fault tolerance, redundancy, built-in self test, and error detection and correction.

One of the striking observations by Dr. Schoen was that in the 1960s, 10% of design functionality had been derived from software and 90% from hardware. It is projected that in the 1990s, 10% of design functionality will be derived from hardware and 90% from software. This suggests that the standard method of teaching digital design, which partitions the problem into separate hardware and software components, is simply not going to be adequate for the 1990s. The industrial method of teaching designers to cope with hardware-software codesign requires about a 15-year apprenticeship and probably will not sustain the expected design manpower needs. It is Dr. Schoen's view that education programs in design are needed to identify and understand the use of system design heuristics in an effort to cope with system complexity. (If Dr. Schoen's projection is correct, the development of design systems to promote hardware/software codesign may represent a significant opportunity for research investment that could sustain U.S. leadership in the design technologies.)

CAD tools must be designed to facilitate the application of heuristics. As stated by Mitch Mlinar of EEsof in an earlier presentation, it is the combination of the computer's strength in handling large volumes of data and the human's ability in dealing with concepts and abstraction that will allow the movement of the algorithm/heuristics wall that is affecting the design of high density, mixed-mode ICs. A virtual design environment in which synthesis tools make use of the process in which human cognitive ability is used to explore alternatives and the computer calculates the outcomes will lead to an outward movement of the wall.

Dr. Randal Bryant of Carnegie-Mellon University gave a tutorial overview of current research on the problem of formal verification of hardware. He pointed out that simulation of a system that is specified incompletely is not a convincing method for design verification. In view of the increasing complexity of microsystems and the intense pressures for reduced time-to-market, the need for formal verification methods to support first-pass design success is becoming critical. Pipeline and highly parallel circuit designs are particularly difficult to assess for possible design...
errors. Two basic categories are now being studied for formal hardware verification: structural and behavioral. In the structural category, theorem-proving approaches are most favored, while in the behavioral category, automaton-based analysis using finite-state machines is being used by some groups. Dr. Bryant gave an example of an automaton (finite-state machine) approach to formal system verification for the Encore Gig memory system. In that system, design errors were identified in a synchronous operation that were almost impossible for a human designer to predict or to isolate using simulation. In addition, symbolic simulation offers another possible behavioral approach to formal verification of hardware. Binary Decision Diagrams provide the mathematical foundation for symbolic simulators such as COSMOS. Symbolic simulation approaches to formal verification are beginning to be offered by commercial CAD vendors. It is important that accurate models be used in formal verification since we can only formally verify the models, not the actual hardware.

Dr. Russel Barton of The Pennsylvania State University described a course now being taught at Penn State and at Cornell that utilizes a case-study approach to the use of simulation models in design. The four basic units of the course deal with incorporating random variations, sensitivity analysis, "metamodeling" and optimization. Many of these concepts are derived from statistics and are often not part of an engineer's portfolio of analysis tools.

The speed of digital circuits is inexorably moving to the low gigahertz range and many of the available digital design technologies are simply not applicable. Dr. Michael Steer of North Carolina State University reported on the use of microwave-based modeling and simulation methods for these high speed digital circuits. The focus of his presentation was on the modeling and simulation of high speed interconnects. He indicated that the Method of Characteristics is preferred for few-parameter problems with lumped elements and for which low-loss frequency-independent components are acceptable models. The Convolution Model is the preferred strategy when the interconnect network model is comprised of frequency-dependent N-ports. He feels that the major problems in interconnect modeling include:

- Interconnect characterization for coupled lines and for multi-chip modules. (Polyimide is anisotropic.)
- Development of adequate behavioral models for active devices that include the effect of ground-bounce.
- A thorough experimental investigation of interconnect/discontinuity models is needed.
- Techniques are needed to handle coupling in large complex interconnect networks.
  (There may be as many as 10,000 interconnects in a multi-chip module.)
- Design methodologies are needed to support performance-driven routing.

Dr. Steer also commented that the Japanese are interested in time-domain, full-field analytical approaches to interconnect modeling.

The final presentation by Dr. Wayne Dai of the University of California at Santa Cruz discussed challenges associated with the physical design of MCMs. He pointed out that there is an interdependency between interconnect length and width that introduces new constraints into the routing of MCMs. AT&T is fabricating an MCM realization of a Bus-based Packet Switch designed at the University of California at Santa Cruz. Dr. Dai believes that a MOSIS-like
brokerage service for MCM technology would greatly stimulate the development of CAD tools for MCM systems and would encourage the teaching of system-level design in U.S. universities. (It turns out that this is one of the primary objectives of the DARPA ASEM program.)

The group led by Dr. John Prince at the University of Arizona has been actively involved in the development of a suite of CAD tools and models for multi-chip assemblies for a number of years. Many of the tools (approximately 20) developed by this group are finding application in U.S. industry.

In an earlier session on Design Verification and Test technologies, Prof. Jacob Abraham described a variation on the symbolic stimulation method that offered the possibility of greatly reduced verification compute times. The basic idea is to map from the Boolean number system into the integers in such a way that a single simulation provides very high confidence that the design is correct. This very creative idea, along with suggestions on the use of natural circuit hierarchy for efficient and effective test pattern generation, are illustrative of the innovative solutions for design technology problems emerging from university research programs. We believe that the health of this vital national asset must be nurtured by DoD since it is fundamental to world preeminence in the design technologies and to market competitiveness in advanced electronic products.
APPENDIX 2: CALS STUDY RECOMMENDATIONS


8.1 BACKGROUND

This section will compile and summarize recommendations contained in each of the technical chapters. Those recommendations most critical to the future development of CALS are listed as primary recommendations. Secondary recommendations are grouped according to the primary recommendation they support.

8.2 PRIMARY RECOMMENDATIONS

1. The systems rationalization and consolidation planning effort initiated in this study should be completed. Existing and emerging CALS systems must begin to move down the migration path defined by the CALS Architecture. This rationalization/consolidation process must not be undertaken for its own sake; rather, it should be synchronized with the user-driven functional process improvements that it will enable.

2. The CALS Architecture established by this report should serve as a principal management tool for DoD CALS implementation. This architecture provides the initial version of an evolving benchmark that can serve as an important gauge to guide management decisions regarding CALS. Using this architecture as a tool, one can determine whether, how, and when a given component fits into the CALS as a whole, and what will be needed, by whom, and when, to support the technical information (TI) requirements of the Defense Systems Life Cycle.

3. DoD should undertake a paradigm shift in its CALS-related investments to place additional emphasis on the development of a robust CALS Control Architecture. The Control Architecture (policy, standards, supporting organizational structure, etc.) is the missing link in today's environment when examined from the three-architecture viewpoint. The investment required to fill that gap will be leveraged across all of CALS and should show considerably greater returns than marginal investment in any single system.

4. An appropriate organization(s) should be assigned clearly defined responsibility and accountability for DoD CALS-related policy, doctrine, architecture, and investment. CALS and its associated implications are pervasive throughout DoD. Efficient implementation is a complex coordination and cultural challenge.

5. The process initiated with this study should continue. Each area addressed (modeling, architecture development, system inventory, standards, business case development, etc.) requires additional refinement and specificity to provide a complete set of management tools and benchmarks. A great deal of progress has been made, but the migration journey CALS is embarking upon is challenging, long, and largely uncharted.
APPENDIX 2

6. The relationship between CALS and CIM is synergistic and should be more fully
developed. CIM goals should by understood and supported within CALS; CALS goals
should be understood and supported within CIM.

8.3 SECONDARY RECOMMENDATIONS

PRIMARY 1 CALS architecture should serve as a management tool.

A. CALS policy managers, CALS systems program managers, and engineering data
functional users should establish a migration path for the following systems:
EDMICS, DSREDS (Digital Storage and Retrieval Engineering Data System, Army),
EDCARS (Engineering Data Computer Assisted Retrieval System), TD/CMS (Technical
Data/Configuration Management System), NEDALS (Navy Engineering Drawing Asset
Locator System), MEDALS (Military Engineering Drawing Allowance Locator System,
DLA), and CAD 2. The CALS Architecture should be used as the framework to guide
rationalization.

B. The existence of the gaps addressed in the inventory analysis should be validated, and
migration paths should be developed to fill these gaps.

C. Additional metrics should be developed (both cost- and performance-related) to facilitate
the assessment of system development proposals.

D. Additional modeling should be performed to further understand and specify the functional
requirements associated with TI. This process should be defined to the level where system
functional descriptions can be contrasted to the model with enough granularity to affect
system design.

E. IDEFIX data modeling should be conducted to complete the suite of modeling tools that
affect the CALS Architecture.

F. Both the models and architecture are evolutionary frameworks. They should be validated
and updated as required.

G. Because CALS implementation is new, and the dynamics involved in enabling process
change are not fully understood, small-scale pilot implementation programs should be
developed to give quick-look feedback, test theories, and further define metrics that should
be tracked for large-scale program evaluation.

PRIMARY 2 An investment shift should be made toward Control Architecture.

A. Known deficiencies in existing CALS standards should be resolved.

B. Standards requirements associated with the implementation of large CALS systems
(Analog CALS (ACALS)/JUSTIS/EDMICS/CAD 2) should be identified and filled.
C. A CLAS Standards Development Plan (fully coordinated with industry and professional groups involved with standards development) should be drawn up. This plan should be used to guide DoD's participation in the logical and expeditious development of CALS standards.

D. Testing and certification issues should be identified and resolved. A mechanism to preclude investment in dysfunctional products should be established.

PRIMARY 3 Responsibility for CALS should be assigned.

A. The CALS management organization (integrating agent(s) and implementation agent(s)) should synergistically provide the management element of the CALS Controls Architecture. Their focus should be driven by Defense System Life Cycle TI requirements and an Integrated Weapon Systems Data Base (IWSDB) approach.

B. The CALS organization(s) should further develop the business case for CALS. Comparisons to business as usual may be unwieldy; however, a data collection plan to clearly establish the costs associated with CALS implementation and the returns generated by the process improvements it enables is necessary to support further investment.

C. A dedicated organization responsible for CALS standards should be established. Standards development and maintenance are primary drivers in CALS implementation and deserve close attention.

PRIMARY 4 The work initiated in the study should be continued.

A. The survey data should be further refined and additional data collected as necessary to clearly define a migration path that rationalizes and consolidates existing TI systems.

B. Using existing information, modeling, and architecture, the large, emerging CALS systems (ACALS/JUSTIS/EDMICS/CAD 2) should be harmonized. This harmonization process can be refined as additional information becomes available, but should be initiated quickly.

PRIMARY 5 The CIM/CALS relationship should be fully developed.

A. The organizational relationships between the CIM management structure and the recommended CALS integrating agent(s) and implementing agent(s) should be established.

B. In concert with CIM, the metrics necessary to build and track the CALS business process should be defined.
APPENDIX 3: CONTEXT FOR FUTURE VISION OF CALS

Appendix 3 is the future CALS context extracted from the CALS Architecture Study Group Report, dated June 30, 1991.


The Operational/Procedural Environment

International Technical Standards: Data communications, networking, open systems processing environments, product specification and exchange, integrated data dictionaries and computer software languages will be developed and adopted by the computing and electronics industry worldwide. These standards will be integrated in software and computing technology products available to industry and the DoD as part of the Commercial-Off-The-Shelf (COTS) product environment. The DoD will not have to develop MIL-SPEC level standards for the development and use of computing technologies and software; DoD will simply be required to issue policy directives to effect conformance of the vendor products to these standards.

Functional Job Models: These models describe in comprehensive micro-detail the actual "job" form multiple perspectives and views—e.g., the expert, the novice, in-training. These models will incorporate a set of unique tool kits with appropriate self-instructing man-to-machine dialogue and interface capabilities that will enable the "knowledge" worker of the future to rapidly become conversant in the use of these tool kits and perform the job functions optimally. It will be a priority for DoD to develop and validate these models over time in a manner that is in concert with the evolution of the CALS environment.

Computer Based Operational, Logistic Support, Acquisition, Life Cycle Cost, and Management Models: These models are constructed and stored in the corporate IWSDB of the future. They contain in preprogrammed frameworks all known parameters against which various hypotheses can be tested in real-time computing processes to develop and select best-fit alternatives. These computer based models coupled with the interactive access and use of the information in the IWSDB of the future will enable "Knowledge Integrated Engineering."

Knowledge Integrated Engineering (KIE): KIE is defined as the future evolutionary state of the Concurrent Engineering function of the present time. It is based on the availability of a logically integrated IWSDB which will be coupled with computer-based simulation models (defined above) and with the computing capabilities of integrated workstations of the future.

KIE will require the creative and cooperative participation of the knowledge worker of the future in several disciplines—e.g., information systems and computing technologists, functional experts in all elements of defense systems life cycles, product design and manufacturing engineers, financial experts, defense analysts, the human resources expert, etc. The focus of Knowledge Integrated Engineering will be to optimize the effectiveness and functionality of the design in such a manner that the "Total System" is optimized, including
maintainability, sustainability, performance and reliability. Risk is managed by the fact that
technologies are developed and concepts are proven prior to adaptation and incorporation into
new Defense Systems.

KIE will facilitate the integration of new R&D technologies into defense system designs,
resulting in more revolutionary designs requiring fewer system upgrades. This will be
accomplished by providing for the optimal adaptation of new technologies onto existing
defense systems platforms that can fully address the expected threat or change in operational
mission. KIE will also improve the forecasting of production and support costs and plans,
enabling decisions that not only enable adequate detection and neutralization of all threats but
are consistent with DoD budgetary constraints.

**Integrated Workstation:** The computing environment that will enable the coexistence and
concurrent use of different data types—e.g., text, graphics, video, audio, analytical models—is
considered the Integrated Workstation of the future. These workstations will enable the CALS
user of the future to interact with the CALS Network to transmit, access, classify, store and
archive information in the IWSDB. The workstation will give the user (depending on
authority and security) the ability to execute a number of computing functions—such as CAD,
CAE, CAM, simulation and optimization, logistic support tasks and data exchange—regardless
of the geographic location of the data in the IWSDB.

**Embedded Computing:** We expect that defense systems in the future will have many (perhaps
all) of their functions monitored and supported by on-board microsensors and computers. For
example, the tank of the future will have sensors to keep the operator informed as to system
performance, and computers to provide current operator directives in accordance with
changing conditions and mission objectives. This information will be maintained by the on-
board computer along with field maintenance and support instruction. At the end of a
mission, when the tank has returned to its field support base or maintenance depot, the support
personnel will be able to link the on-board computer via the CALS Network and access the
performance and support information required to service the tank in the field or depot area.

Field logisticians and commanders will be able to aggregate the field operations data to
support the C'1 and field operations decisions. During Test and Evaluation phases, on-board
sensors and embedded computers will provide the designers and defense analysts with a rapid,
accurate picture of the system's performance and reliability.

More sophistication could be provided to defense systems—e.g., aircraft, ships, intelligent
ordnance—to enable dynamic reconfiguration to fit rapidly changing field and operational
requirements. Additionally, Embedded Computing will support real-time tracking of these
systems by field commanders and logistics support personnel to dynamically manage field and
logistic channel operations.

Embedded Computing is the most crucial element of computing capability that must be
integrated with other segments of CALS Infrastructure Systems to provide the DoD with a
seamless environment to design, manufacture, support and operate the defense systems of the
future.
"Cybernetic" State of CALS Infrastructure Information Systems: The term "Cybernetic" is defined as meaning that the subject is self-governing and can receive inputs, process (recognize, analyze, decide) these inputs, and take actions. The moon landing was supported by a "cybernetic" system. The continuous process of an automated refinery is a "cybernetic" system. It is expected that the CALS infrastructure system of the future will have the capability to provide direct feedback to its users about the performance of an event or a weapon system to support decision-making activities, and to provide direct action-taking instructions to its various functional components. This will ensure an environment where the logistics are optimized in terms of the criteria that define readiness.

Knowledge Worker: The knowledge worker of the future is perceived as an integral part of the force structure of the future. The knowledge worker is computer literate, understands computing principles, adjusts to fast-paced technological changes, and comfortably utilizes technology as a tool. This enables the knowledge worker to fully comprehend cause and effect relationships between the "job" and the defense systems life cycle functions and management. The knowledge worker is supported in the job by a set of computer-based tool kits which permit the interactive access of relevant information, analysis of the CALS environment, etc. These computer-based tool kits are expected to more than triple the productivity of tomorrow's expert worker relative to today's.

R&D as the Control Agent: R&D will play a much more critical role in the way DoD conducts its business in the future. There will be significantly increased reliance on R&D work as a precursor to any work that results in development, production and deployment. R&D in the future will become the agent to ensure that knowledge is acquired, innovation is achieved efficiently, and risks are minimized during the acquisition and deployment phases.

R&D is defined as the process of progressively reducing uncertainty and increasing knowledge about a subject. This process within the context of defense systems acquisition, support and operation includes the conduct of a threat analysis, and the performance of appropriate defense studies that integrate the "invention" and "innovation" into a potential solution to the threat. The resulting output is a comprehensive "knowledge" about a "subject" that is an integral part of the defense system and its life cycle. This "Subject Knowledge" becomes the basis for follow-on decision on how and when to integrate new technologies and/or management sciences into the defense systems and life cycle management.

The Integrated Weapon System Data Base (IWSDB) of the Future: The IWSDB of the future is envisioned as a set of logically integrated data which may reside in a number of geographically dispersed computing environments. The physical integration is achieved via a secure data communications network which transfers data in digital format at rates that are several times present rates. The contents of the future IWSDB includes logistic, design, manufacturing, and functional models that describe and decompose the functional tasks into specific sets of instructions and decision support activities (simulates fully the expert employee in performing a job), simulation applications—e.g., operational models, logistic models, cost models, management models, skill set and training models—mission critical software and computing data, standard data and object definitions and specifications, business rules that govern the conduct of all jobs required to carry out the defense systems life cycle.
function, tool kits and self-instruction to support any CALS user who has the authority to interact with the CALS environment.

It is envisioned that there will be a standard construct that will define all elements contained in the IWSDB—e.g., PDES (Product Data Exchange using STEP) and the evolved set of 1388-2B/C/D standards. This standard construct will be maintained by the information/software engineers of the future with the direct support of functional and technology experts. In its lifetime the IWSDB will evolve with the defense system—from its initial state where only the construct and its ID are established, to the next stage where the defense system functional requirements along with relevant threat and defense analysis data are incorporated. Eventually the IWSDB of a defense system will contain all design, production, models, logistic and operational data. At all stages of the evolution of the IWSDB, its corresponding defense system will be maintained as corporate information contained in the IWSDB. Information contained in the IWSDB will be logically linked with similar information sets that together construct/define a family of like items, assemblies, and defense systems. This will permit the improved management of spares inventories, development of substitute designs, optimal management of the logistic distribution channel and reduction of related costs. The IWSDB will be maintained as historical record for use in future defense system acquisition.

**CALS Computing Utility Environment:** The internal computing environment of the future in support of CALS will be based on the principles of a computing utility, which can be described as an environment whereby a CALS user can "plug in" an interactive workstation and proceed to interact with the various parts of the CALS computing environment. When the workstation is linked with the CALS computing utility environment, it will automatically run self-diagnostic tests to ensure proper conformance to CALS computing standards and performance capabilities. The CALS-NET will have preprogrammed capabilities to interrogate the workstation internal components to ensure the workstation capabilities and its compatibility with CALS technical standards. Once the workstation has completed its "hand-shake" with the CALS-NET it will proceed to establish a comprehensive link and interaction with the CALS Utility Computing Environment by providing relevant data about who the person is and the job/function that will be performed. Preprogrammed in the CALS-NET and Computing Utility Environment will be security rules that will guide the CALS-NET to authorize the user to access data and use the Tool Kit to carry out the authorized work.

**CALS-NET:** Part of the overall Defense Systems Network, CALS-NET is an Integrated Data Communications Network. It operates at rates far above current data transfer rates, is totally ISO and GOSIP compatible, and fully supports Open Processing Systems Architectures.

**CALS Tool Kit:** The future CALS user will have available a set of computer-based tools that will improve his/her work performance. These Tool Kits will be developed by information/software engineers and functional experts and will integrate the functional models, simulation applications and workstation technologies. Each Tool Kit will be designed in a modular and dynamic manner that best fits the CALS user’s job specifications and personal requirements.
<table>
<thead>
<tr>
<th>ASEC</th>
<th>Ada-Based Test Environment</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD</td>
<td>Automated Design</td>
</tr>
<tr>
<td>AFTOMS</td>
<td>Air Force Technical Order Management System (was ATOS)</td>
</tr>
<tr>
<td>ASEM</td>
<td>Application Specific Electronic Module</td>
</tr>
<tr>
<td>ASIC</td>
<td>Application Specific Integrated Circuit</td>
</tr>
<tr>
<td>ATLAS</td>
<td>Abbreviated Test Language for All Systems</td>
</tr>
<tr>
<td>ATR</td>
<td>Advanced Target Recognition</td>
</tr>
<tr>
<td>ATOS</td>
<td>Automated Technical Ordering System (Air Force)</td>
</tr>
<tr>
<td>BCAG</td>
<td>Boeing Commercial Airplane Group</td>
</tr>
<tr>
<td>BIT</td>
<td>Built-in-Test</td>
</tr>
<tr>
<td>BOM</td>
<td>Bill of Material</td>
</tr>
<tr>
<td>CADLAB</td>
<td>European Consortium</td>
</tr>
<tr>
<td>CAE</td>
<td>Computer Aided Engineering</td>
</tr>
<tr>
<td>CALS</td>
<td>Computer Aided Acquisition and Logistics System</td>
</tr>
<tr>
<td>CAM</td>
<td>Computer Aided Manufacturing</td>
</tr>
<tr>
<td>CASE</td>
<td>Computer Aided Software Engineering</td>
</tr>
<tr>
<td>CATIA</td>
<td>Computer Aided Three-dimensional Integrated Architecture</td>
</tr>
<tr>
<td>CFI</td>
<td>CAD Framework Initiative</td>
</tr>
<tr>
<td>CIM</td>
<td>Computer Integrated Manufacturing</td>
</tr>
<tr>
<td>CMOS</td>
<td>Complementary Metal Oxide Semiconductor</td>
</tr>
<tr>
<td>COTS</td>
<td>Commercial-Off-The-Shelf</td>
</tr>
<tr>
<td>DICE</td>
<td>DARPA Initiative on Concurrent Engineering</td>
</tr>
<tr>
<td>DSP</td>
<td>Digital Signal Processing</td>
</tr>
<tr>
<td>DSREDs</td>
<td>Digital Storage and Retrieval Engineering Data System (Army)</td>
</tr>
<tr>
<td>ECL</td>
<td>Emitter-Coupled Logic</td>
</tr>
<tr>
<td>EDCARS</td>
<td>Engineering Data Computer Assisted Retrieval System</td>
</tr>
<tr>
<td>EDIF</td>
<td>Electronic Data (or Design) Interchange Format</td>
</tr>
<tr>
<td>EDMICS</td>
<td>Engineering Data Management Information and Control System (Navy)</td>
</tr>
<tr>
<td>EIS</td>
<td>Engineering Information System</td>
</tr>
<tr>
<td>EM</td>
<td>Electromagnetic</td>
</tr>
<tr>
<td>FIPS</td>
<td>Federal Information Processing Standard</td>
</tr>
<tr>
<td>GEMAS</td>
<td>General Electromagnetic code for the Analysis of Systems</td>
</tr>
<tr>
<td>GOSIP</td>
<td>Government Open Systems Interconnection Profile</td>
</tr>
<tr>
<td>HBT</td>
<td>Heterojunction Bipolar Transistor</td>
</tr>
<tr>
<td>HDL</td>
<td>Hardware Description Language</td>
</tr>
<tr>
<td>HEMT</td>
<td>High Electron Mobility Transistor</td>
</tr>
<tr>
<td>HPCI</td>
<td>High Performance Computing Initiative</td>
</tr>
<tr>
<td>HW/SW</td>
<td>Hardware/Software</td>
</tr>
<tr>
<td>IMIS</td>
<td>Integrated Maintenance Information System</td>
</tr>
<tr>
<td>ISO</td>
<td>International Standards Organization</td>
</tr>
<tr>
<td>IWSDB</td>
<td>Integrated Weapon System Data Base</td>
</tr>
<tr>
<td>Acronym</td>
<td>Definition</td>
</tr>
<tr>
<td>---------</td>
<td>-----------</td>
</tr>
<tr>
<td>JESSI</td>
<td>Joint European Submicron Silicon Initiative</td>
</tr>
<tr>
<td>JUSTIS</td>
<td>Joint Uniformed Services Technical Information System (was AFTOMS)</td>
</tr>
<tr>
<td>KIE</td>
<td>Knowledge Integrated Engineering</td>
</tr>
<tr>
<td>MCC</td>
<td>Microelectronic Computer Technology Corporation</td>
</tr>
<tr>
<td>MCM</td>
<td>Multi-Chip Module</td>
</tr>
<tr>
<td>MEDALS</td>
<td>Military Engineering Drawing Allowance Locator System (DLA)</td>
</tr>
<tr>
<td>MEMCAD</td>
<td>Microelectromechanical CAD system</td>
</tr>
<tr>
<td>MHDL</td>
<td>MIMIC Hardware Description Language</td>
</tr>
<tr>
<td>MIPS</td>
<td>Microelectronics and Information Processing</td>
</tr>
<tr>
<td>MMACE</td>
<td>Microwave and Millimeter Wave Advanced Computational Environment</td>
</tr>
<tr>
<td>MIMIC</td>
<td>Microwave/Millimeter Wave Monolithic Integrated Circuit</td>
</tr>
<tr>
<td>MMIC</td>
<td>Microwave Monolithic Integrated Circuit</td>
</tr>
<tr>
<td>MMST</td>
<td>Microelectronics Manufacturing Science &amp; Technology</td>
</tr>
<tr>
<td>MOSIS</td>
<td>Metal Oxide Semiconductor Implementation Service</td>
</tr>
<tr>
<td>NEDALS</td>
<td>Navy Engineering Drawing Asset Locator System</td>
</tr>
<tr>
<td>OBDD</td>
<td>Ordered Binary Decision Diagram</td>
</tr>
<tr>
<td>OE</td>
<td>Opto-Electronic</td>
</tr>
<tr>
<td>OEIC</td>
<td>Opto-Electronic Integrated Circuit</td>
</tr>
<tr>
<td>PAP-E</td>
<td>PDES Application Protocols for Electronics</td>
</tr>
<tr>
<td>PDES</td>
<td>Product Data Exchange using STEP</td>
</tr>
<tr>
<td>RAMP</td>
<td>Rapid Acquisition of Manufactured Parts</td>
</tr>
<tr>
<td>RASSP</td>
<td>Rapid prototyping of Application Specific Signal Processors</td>
</tr>
<tr>
<td>REDARS</td>
<td>Reference Engineering Drawing Acquisition Retrieval System</td>
</tr>
<tr>
<td>ROC</td>
<td>Required Operational Capabilities</td>
</tr>
<tr>
<td>ROI</td>
<td>Return On Investment</td>
</tr>
<tr>
<td>RPV</td>
<td>Remotely Piloted Vehicle</td>
</tr>
<tr>
<td>RTL</td>
<td>Register Transfer Level</td>
</tr>
<tr>
<td>SEMATECH</td>
<td>Semiconductor Manufacturing Technology</td>
</tr>
<tr>
<td>STEP</td>
<td>Standard for the Exchange of Product Model Data</td>
</tr>
<tr>
<td>SYSCAD</td>
<td>System Computer Aided Design</td>
</tr>
<tr>
<td>TCAD</td>
<td>Technology Computer Aided Design</td>
</tr>
<tr>
<td>TD/CMS</td>
<td>Technical Data/Configuration Management System</td>
</tr>
<tr>
<td>TWT</td>
<td>Traveling Wave Tube</td>
</tr>
<tr>
<td>VHSIC</td>
<td>Virtual Design Environment</td>
</tr>
<tr>
<td>VHDL</td>
<td>Very High Speed Integrated Circuit</td>
</tr>
</tbody>
</table>