Fabrication Process for Cantilever Beam Micromechanical Switches

by Timothy J. Mermagen and Bernard J. Rod

ARL-MR-96

August 1993

Approved for public release; distribution unlimited.
The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.
This report presents a detailed process description for fabrication of a micromechanical accelerometer sensor switch. The switch consists of a metallic cantilever beam structure that is defined with silicon micromachining processing technology. The beam is made up of a gold-nickel-gold trilayer structure, which is anchored at one end to a silicon substrate; the process was designed to be compatible with current integrated circuit technology used in industry.
1. Introduction

A process for fabricating advanced micromechanical sensors used in safety and arming devices, munitions, and electronic fuzes was designed at the Army Research Laboratory (ARL). The main objective of this program was to develop a process for the fabrication of cantilever beam mechanical switches on a silicon substrate that is compatible with standard integrated circuit manufacturing technology (app A).1,2 The switch consists of a number of cantilever (diving-board-shaped) beams that are open in the up (relaxed) position and closed in the down (stressed) position. The switching mechanism was designed to close when a specific acceleration threshold was exceeded and to remain open or to reopen when below this threshold. Three cantilever beam sizes, for three different acceleration thresholds, were processed and tested. A comparison of this work with other designs was presented at Transducers '87.3

A photomicrograph of an actual device is shown in figure 1.

---

2. Cantilever Beam Fabrication Process

The beam fabrication process incorporates four different photomasking levels with 62 processing steps (see list 1). These steps are combinations of materials deposition and etching techniques (app B) used to control the film uniformity, the beam lengths and thicknesses, and the final gap parameters between the metal contacts. The beam structure is a tri-metallic strip made up of a single layer of nickel sandwiched between two layers of gold. The nickel film was integrated into the beam structure as a means of enhancing the thermal and tensile characteristics of the beam during deflection.

The process begins with removal of all organic and metallic contaminants from a silicon substrate in a standard MOS (metal oxide semiconductor) cleaning process (app B). After adequate rinsing in deionized water, a 1000-Å layer of thermal oxide (SiO$_2$) is grown (fig. 2a). This oxide acts as an insulation layer between the conduction pathways on the cantilever switch and the semiconductor silicon substrate. On top of this oxide, a 2000-Å layer of poly-silicon is deposited by LPCVD (low-pressure chemical vapor deposition) (fig. 2b). This layer is used as an etch barrier to protect the lower SiO$_2$ insulator during final patterning of the cantilever switch. The polysilicon layer makes a good etch barrier because of the selectivity of the polysilicon etch. After the electrical isolation layer and etch barrier are grown and deposited, the cantilever structure is fabricated.

List 1. Steps in cantilever beam process.

<table>
<thead>
<tr>
<th>Step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>MOS clean wafer</td>
</tr>
<tr>
<td>2.</td>
<td>Grow oxide to 1000 Å (LPCVD)</td>
</tr>
<tr>
<td>3.</td>
<td>Deposit polysilicon to 2000 Å (LPCVD)</td>
</tr>
<tr>
<td>4.</td>
<td>Evaporate chrome to 500 Å</td>
</tr>
<tr>
<td>5.</td>
<td>Evaporate gold to 3000 Å</td>
</tr>
<tr>
<td>6.</td>
<td>Apply HMDS (hexamethyldisilazane)</td>
</tr>
<tr>
<td>7.</td>
<td>Apply negative photoresist</td>
</tr>
<tr>
<td>8.</td>
<td>Soft bake (90°C)</td>
</tr>
<tr>
<td>9.</td>
<td>Expose mask level 1</td>
</tr>
<tr>
<td>10.</td>
<td>Develop and rinse</td>
</tr>
<tr>
<td>11.</td>
<td>De-scum in plasma etcher in O$_2$</td>
</tr>
<tr>
<td>12.</td>
<td>Hard bake (134 to 140°C)</td>
</tr>
<tr>
<td>13.</td>
<td>Etch gold, 45 s</td>
</tr>
<tr>
<td>14.</td>
<td>Etch chrome, 30 s</td>
</tr>
<tr>
<td>15.</td>
<td>Plasma ash (etch) photoresist in O$_2$</td>
</tr>
<tr>
<td>16.</td>
<td>Deposit SiO$_2$ to 10,000 Å (CVD)</td>
</tr>
<tr>
<td>17.</td>
<td>Apply HMDS</td>
</tr>
<tr>
<td>18.</td>
<td>Apply negative photoresist</td>
</tr>
<tr>
<td>19.</td>
<td>Soft bake</td>
</tr>
<tr>
<td>20.</td>
<td>Expose mask level 2</td>
</tr>
<tr>
<td>21.</td>
<td>Develop and rinse</td>
</tr>
<tr>
<td>22.</td>
<td>De-scum in plasma etcher in O$_2$</td>
</tr>
<tr>
<td>23.</td>
<td>Hard bake</td>
</tr>
<tr>
<td>24.</td>
<td>Etch SiO$_2$ in buffered HF</td>
</tr>
<tr>
<td>25.</td>
<td>Plasma ash photoresist in O$_2$</td>
</tr>
<tr>
<td>26.</td>
<td>Evaporate chrome to 500 Å</td>
</tr>
<tr>
<td>27.</td>
<td>Apply HMDS</td>
</tr>
<tr>
<td>28.</td>
<td>Apply negative photoresist</td>
</tr>
<tr>
<td>29.</td>
<td>Soft bake</td>
</tr>
<tr>
<td>30.</td>
<td>Expose mask level 2</td>
</tr>
<tr>
<td>31.</td>
<td>Develop and rinse</td>
</tr>
<tr>
<td>32.</td>
<td>De-scum in plasma etcher in O$_2$</td>
</tr>
<tr>
<td>33.</td>
<td>Hard bake</td>
</tr>
<tr>
<td>34.</td>
<td>Etch chrome, 45 s</td>
</tr>
<tr>
<td>35.</td>
<td>Plasma ash photoresist in O$_2$</td>
</tr>
<tr>
<td>36.</td>
<td>Evaporate gold to 9000 Å</td>
</tr>
<tr>
<td>37.</td>
<td>Evaporate nickel to 1000 Å</td>
</tr>
<tr>
<td>38.</td>
<td>Evaporate gold to 9000 Å</td>
</tr>
<tr>
<td>39.</td>
<td>Apply HMDS</td>
</tr>
<tr>
<td>40.</td>
<td>Apply negative photoresist</td>
</tr>
<tr>
<td>41.</td>
<td>Soft bake</td>
</tr>
<tr>
<td>42.</td>
<td>Expose mask level 3</td>
</tr>
<tr>
<td>43.</td>
<td>Develop and rinse</td>
</tr>
<tr>
<td>44.</td>
<td>De-scum in plasma etcher in O$_2$</td>
</tr>
<tr>
<td>45.</td>
<td>Hard bake</td>
</tr>
<tr>
<td>46.</td>
<td>Etch gold-nickel-gold, 70 s</td>
</tr>
<tr>
<td>47.</td>
<td>Hard bake 5 min.</td>
</tr>
<tr>
<td>48.</td>
<td>Etch CVD SiO$_2$ buffered HF, 2.5 min.</td>
</tr>
<tr>
<td>49.</td>
<td>Plasma ash photoresist in O$_2$</td>
</tr>
<tr>
<td>50.</td>
<td>Etch CVD SiO$_2$ buffered HF, 8 min.</td>
</tr>
<tr>
<td>51.</td>
<td>Etch both chrome layers, 3 min.</td>
</tr>
<tr>
<td>52.</td>
<td>Deionized (DI) H$_2$O rinse, air dry</td>
</tr>
<tr>
<td>53.</td>
<td>Examine beams</td>
</tr>
<tr>
<td>54.</td>
<td>Apply photoresist (secure beams)</td>
</tr>
<tr>
<td>55.</td>
<td>Soft bake</td>
</tr>
<tr>
<td>56.</td>
<td>Separate die (wafer saw)</td>
</tr>
<tr>
<td>57.</td>
<td>DIH$_2$O rinse, air dry</td>
</tr>
<tr>
<td>58.</td>
<td>Plasma ash photoresist in O$_2$</td>
</tr>
<tr>
<td>59.</td>
<td>Die bond to header package (TO-5)</td>
</tr>
<tr>
<td>60.</td>
<td>Bond die with gold wire</td>
</tr>
<tr>
<td>61.</td>
<td>Cap TO-5 header</td>
</tr>
<tr>
<td>62.</td>
<td>Perform centrifuge testing</td>
</tr>
</tbody>
</table>
Figure 2. Diagrammatic fabrication steps.

(a) Grow thermal oxide 1000 Å
(b) Deposit polysilicon LPCVD 2000 Å
(c) Evaporate Cr + Au
   Cr: 500 Å
   Au: 3000Å
(d) Pattern Au
    bottom contact
    Leave Cr
(e) Deposit SiO₂
    CVD: 1 μm
(f) Pattern deposited SiO₂: CVD
(g) Evaporate Cr
    Cr: 500 Å
(h) Remove Cr from common contact only!

Evaporate Cr layer + pattern, then remove Cr from contact area

(i) Evaporate Au–Ni–Au for beam 1.9 μm total

(j) Pattern Au–Ni–Au for beam (remove bulk Cr)

(k) Etch SiO₂ from underneath beam

(l) Remove both layers of Cr underneath beam
The cantilever switch consists of a beam structure that is anchored on one end and floats at a distance called the "beam gap" above a contact pad on the other end. The contact and anchor consist of 3000 Å of thermally evaporated gold, which sits atop 500 Å of thermally evaporated chrome (fig. 2c). The thin layer of chrome acts as a glue layer between the gold and the polysilicon. The gold and chrome layers are then patterned (fig. 2d) and etched with photomask 1 (fig. 3), which defines the beam anchor and contact on top of the polysilicon.

Upon the beam anchor and contact, a 10,000-Å layer of CVD (chemical vapor deposition) oxide is deposited to act as a spacer for the future beams (fig. 2e). This oxide defines the "beam gap" of the cantilever switch. The spacer oxide is patterned (fig. 2f) and etched with photomask 2 (fig. 3).

Deposited upon this spacer oxide is a sacrificial adhesion layer consisting of 500 Å of evaporated chrome (fig. 2g). This chrome layer is used as a glue layer for attaching the beam structure to the spacer oxide. The chrome is then patterned (fig. 2h) and etched with photomask 3 (fig. 3). The chrome is removed from on top of the anchor area to allow for a gold-to-gold adhesion (high-quality adhesion) of the beam to the anchor in subsequent steps.

The final metal depositions form the beam structure. This structure is built up on top of the patterned chrome. The beam is basically a tri-metallic strip made up of a 1.9-μm-thick, thermally evaporated gold–nickel–gold sandwich (fig. 2i). The center nickel layer adds rigidity to the beam structure. The bottom layer of gold gives the beam tri-metallic strip properties, allowing for uniform thermal expansion.

Figure 3. Photomask levels and composite.

![Mask level 1](bottom contact)

![Mask level 2](spacer and gap)

![Mask level 3](common contact)

![Mask level 4](cantilever beams)

![Composite level](Composite level)
between the top and bottom surfaces of the beam. The beam structure is etched and patterned (fig. 2j) with photomask 4 (fig. 3).

Once the beams have been defined, the spacer oxide is removed from underneath by a buffered HF etch solution (fig. 2k). The polysilicon layer protects the lower SiO₂ layer on the bulk silicon substrate from being etched while the spacer oxide is being removed.

The chrome glue layer, under the beam and between the beam contact and anchor, is removed next (fig. 2l). This electrically isolates the beam from the contact. Once this final step is completed, the beams are finished and ready for dicing (individual die separation).

After the beams were fully processed, the individual beam structures, which consist of three different-length cantilever beams on one common anchor with three separate contacts (fig. 4), must be separated into single dies for packaging and testing. As a first step, the beams are stabilized with poured on (not spun on) photoresist; this supports the fragile, free-floating beams during the wafer dicing process. The photoresist is then soft baked at 90°C for 30 minutes before die separation. The die separation at ARL was performed on a Micro Automation wafer dicing saw, which uses a water spray for cooling the saw blade and removing debris from the surface of the wafer. After separation, the photoresist is removed from the individual dies by plasma ashing and wet chemistry. The cantilever beam group dies are then individually mounted and bonded into a test package. ARL used a TO-5 header package (fig. 5) for the electrical and centrifugal testing, and the die were mounted on the header with epoxy (fig. 6).

**Figure 4. Actual beam parameters.**

- **Beam lengths (3)**
  - A: 228.6 μm
  - B: 177.8 μm
  - C: 101.6 μm
- **Beam width**
  - D: 50.8 μm
- **Beam thickness**
  - E: 1.9 μm
- **Beam spacer and contact gap**
  - F: 1.0 μm

---

![Diagram of beam parameters and contact](image-url)
3. Results and Problem Areas

The laboratory fabrication of the metal beam cantilever switches on 2-in.-diameter silicon substrates yielded more than 800 dice per wafer. The final yield of functioning cantilever switches was approximately 40 percent per wafer. This low yield is believed to be caused by imperfect fabrication techniques and stress-point failure.

After the wafer sawing procedure and the removal of the photoresist, a number of the cantilever beams were found to be broken off at the anchor point and others were bent or twisted; these problems were not evident before the photoresist was removed. We believe the deformities were caused by wafer handling that disclosed stress points at the root of the beams. We would need to investigate further
to see whether wafer handling can be minimized in such procedures as die separation and post-gap oxide removal processing. It should also be possible to alleviate the stress point at the root of the beam, which may be caused by deposition of the tri-metallic strip beam over a sharp edge of SiO$_2$ gap spacer layer. This sharp edge could cause in-beam beams to warp, resulting in larger than desired beam gap. Adjusting the etching of the SiO$_2$ to remove the sharp corners before metal deposition could reduce the stress concentrations in this area.

Packaged devices from the initial wafer lots were tested in a laboratory centrifuge so that closure contact and resistance could be determined. The beams failed to make switch contact at the target acceleration or even at three times the target acceleration. This failure to make electrical contact was due either to an excessive beam gap underneath the cantilever structure, combined with the enhanced stiffness of the beam, or to the presence of nonconductive material in the contact area of the switch.

Another phenomenon was that switches that were measured to be electrically shorted (closed) failed to open under high reverse acceleration. These closed switches may have been mechanically bent in wafer-handling procedures or during die separation, or cold welding may have occurred between the gold surfaces on the beam and underlying contact pad.

4. Conclusions

We have demonstrated a fabrication procedure for producing micromechanical multilevel metal cantilever beam switch arrays using semiconductor process technology. These beams could be produced in large quantities at a low cost. Problems with wafer-handling procedures, adequate residual removal, die separation procedures, and gold-to-gold cold welding contributed to statistically low yields and nonfunctioning switches. Studies on other beam materials, such as silicon, could be performed with the goal of creating more rigid beams with larger restoring forces and heavier end masses. Studies in electrical contact materials, such as evaporated platinum film, for the fixed side of the beam contact could correct the cold welding problem.

Acknowledgments

The authors wish to acknowledge Theodore Blomquist's leadership and efforts in the design and fabrication of the micromechanical cantilever beam switches. We also wish to acknowledge the support of Robert B. Reams for his assistance towards the original design concepts used during the development of the photomasks used for the cantilever beam structure, and Judith McCullen for her help in the photolithography and wafer processing of the cantilever beams. Also, the authors wish to acknowledge the valuable support given by David Overman, Charles Robinson, and Robert Warner.
Appendix A. Description of Cantilever Beam Design
To facilitate the cantilever beam process development work, we chose a design based on work done by Westinghouse researchers in 1972,\(^1\) in which they developed a similar device using electroplated gold to build the cantilever beams. Although the beam lengths and widths used in our work are similar to those in the Westinghouse designs, the beam metallurgy and thicknesses are different. It was not within the scope of this work to attempt a detailed analysis of the structures to determine the actual closing forces that could be expected. Our focus was on developing a procedure to demonstrate that these types of beams could be successfully fabricated in a manner compatible with commercial integrated circuit processing.

The actual beam design used for our work is shown in figure 4 in the main body of the report. The three different beam lengths are used to give three different closing accelerations. As shown in the fabrication flow diagram (see fig. A-1), the beam is composed of a gold-nickel-gold sandwich that is 1.9 \(\mu\)m thick and 50.8 \(\mu\)m wide, in lengths of 228.6, 177.8, and 101.6 \(\mu\)m each, with a contact gap of 1 \(\mu\)m.

---
Appendix B. Chemistry and Materials Used in Cantilever Beam Process
B-1. Chemical Solutions

B-1.1 MOS Clean

The MOS (metal oxide semiconductor) cleaning process consists of three cleaning and rinsing steps.

- Solution of 5 parts Di (deionized) \( \text{H}_2\text{O} \) to 1 part \( \text{NH}_4\text{OH} \) to 1 part \( \text{H}_2\text{O}_2 \); immerse for 20 min at 80°C; rinse in \( \text{DiH}_2\text{O} \)
- 1 part \( \text{DiH}_2\text{O} \) to 50 parts HF; immerse for 10 s; rinse in \( \text{DiH}_2\text{O} \)
- 6 parts \( \text{DiH}_2\text{O} \) to 1 part HCL to 1 part \( \text{H}_2\text{O}_2 \); immerse for 15 min at 80°C; rinse in \( \text{DiH}_2\text{O} \)

B-1.2 Gold and Nickel Etch

The gold etch solution diluted from full strength yields better control of metal beam line edges.

Solution: 400 gm KI potassium iodide, 100 gm I₂ iodine, and 400 ml \( \text{H}_2\text{O} \)
Etch rate: 400 to 1600 nm/min

B-1.3 Chrome Etch

Solution: 9 parts saturated ceric sulfate solution to 1 part \( \text{HNO}_3 \)
Etch rate: 80 nm/min

B-1.4 SiO₂ Chemical Vapor Deposited (CVD) Oxide (Buffered HF)

Solution: 10 parts \( \text{NH}_4\text{F} \) to 1 part 48-percent HF
Etch rate: ~65 to 75 nm/min for thermal silicon dioxide, ~180 to 220 nm/min for ambient pressure CVD oxide

B-1.5 Polysilicon Etch

Solution: 100 ml \( \text{DiH}_2\text{O} \), 250 ml \( \text{HNO}_3 \), and 4 ml HF
Etch rate: 310 nm/min (undoped polysilicon)

B-2. Materials

The following materials are needed for the cantilever beam process.

- Photoresist: KTI 757 negative photoresist
- Chemical etches: stored in plastic polyethylene containers
- Dishes: Teflon (Petri type)
- Tweezers: flat-tipped stainless steel
- Water rinses: \( \text{DiH}_2\text{O} \), 18 MΩ-cm resistivity
- Gold: 99.999-percent pure gold 0.1016-cm-diameter wire
- Chrome: 99.999-percent pellet form
- Nickel: Grade A sheet 0.00254 cm thick
- Evaporator filaments: Tungsten coils
Distribution

Administrator
Defense Technical Information Center
Attn: DTIC-DDA (2 copies)
Cameron Station, Building 5
Alexandria, VA 22304-6145

US Army Electronics Technology & Devices Laboratory
Attn: SLCET-E
Attn: SLCET-ER
Attn: SLCET-ER-S
Attn: SLCET-I, Microelectronics
Attn: SLCET-IA
FT Monmouth, NJ 07703-5601

Under Secretary of Defense for Research & Engineering
Attn: Research & Advanced Tech
Attn: Asst to Sec/Atomic Energy
Attn: Dept Asst Sec/energy Envir & Safety
Attn: Dep Under Sec/Res & Advanced Tech
Attn: Dep Under Sec/Test & Evaluation
Department of Defense
Washington, DC 20301

Commander
US Army Materiel Command
Attn: AMCDE, Dir for Dev & Engr
Attn: AMCDE-R, Sys Eval & Testing
Attn: AMCNC, Nuclear-Chemical Ofc
5001 Eisenhower Ave
Alexandria, VA 22333-0001

Commander
CECOM R&D Tech Library
Attn: ASQNC-ELC-IS-L-R
FT Monmouth, NJ 07703-5018

Director
US Army Electronic Warfare Laboratory, LABCOM
Attn: SLCET-D, Electronic Tech & Devices Lab
Attn: ASQNC-ELC-1S, Information Services Div
FT Monmouth, NJ 07703-5601

Director
US Army Research Laboratory
Attn: SLCBR-AM
Attn: SLCBR-TB-VL
Attn: SLCBR-X
Attn: SLCBR
Aberdeen Proving Ground, MD 21005-5066

Naval Research Laboratory
Attn: Code 2620, Tech Library Br
Washington, DC 20375

Commander
Naval Surface Warfare Center
Attn: Code WA501, Navy Nuc Prgrms Ofc
Attn: Code WA52
Attn: Microelectronics, R. Goetz
Attn: E-43, Technical Library
Attn: WA50
White Oak, MD 20910

Commander
Naval Surface Warfare Center
Attn: Code WR, Research & Technology Dept
Attn: DX-21 Library Div
Dahlgren Laboratory
Dahlgren, VA 22448

Booz-Allen & Hamilton, Inc
Attn: J. Terrell
8283 Greensboro Drive
McLean, VA 22102

Micron Corporation
Attn: D. Stewart
One Corporation Way, Centennial Park
Peabody, MA 01960-7990

U.S. Army Research Laboratory
Attn: AMSRL-D-C, Legal Office
Attn: AMSRL-OP-CI-AD, Library (3 copies)
Attn: AMSRL-OP-CI-AD, Mail & Records Mgmt
Attn: AMSRL-OP-CI-AD, Tech Pub
Attn: AMSRL-EP-EE, G. Simonis
Attn: AMSRL-EP-EE, M. Stead
Attn: AMSRL-SL-NC, J. McCullen
Distribution (cont'd)

US Army Research Laboratory (cont'd)
Attn: AMSRL-SS-F, R. B. J. Goodman
Attn: AMSRL-SS-IA, T. Tayag
Attn: AMSRL-SS-IA, N. Gupta
Attn: AMSRL-WT-CS, Chief
Attn: AMSRL-WT-E, Chief
Attn: AMSRL-WT-EH, Chief
Attn: AMSRL-WT-EP, Chief
Attn: AMSRL-WT-ES, Chief
Attn: AMSRL-WT-L, R. Gilbert
Attn: AMSRL-WT-N, J. M. McGarrity
Attn: AMSRL-WT-NB, D. Davis
Attn: AMSRL-WT-ND, J. R. Miletta
Attn: AMSRL-WT-NG, A. J. Lelis
Attn: AMSRL-WT-NG, B. Geil
Attn: AMSRL-WT-NG, B. J. Rod
Attn: AMSRL-WT-NG, B. McLean
Attn: AMSRL-WT-NG, C. Pennise
Attn: AMSRL-WT-NG, Chief

US Army Research Laboratory (cont'd)
Attn: AMSRL-WT-NG, H. Boesch
Attn: AMSRL-WT-NG, H. Eisen
Attn: AMSRL-WT-NG, J. Benedetto
Attn: AMSRL-WT-NG, K. W. Bennett
Attn: AMSRL-WT-NG, M. DeLancey
Attn: AMSRL-WT-NG, R. B. Reams
Attn: AMSRL-WT-NG, R. Moore
Attn: AMSRL-WT-NG, T. Griffin
Attn: AMSRL-WT-NG, T. Mermagen
(10 copies)
Attn: AMSRL-WT-NG, T. Oldham
Attn: AMSRL-WT-NG, T. Taylor
Attn: AMSRL-WT-NH, H. Brandt
Attn: AMSRL-WT-P, Chief
Attn: AMSRL-WT-RS, Chief
Attn: AMSRL-WT-TN, Chief
Attn: AMSRL-WT-TS, Chief