DESIGN AND IMPLEMENTATION OF
AN MC68020-BASED
EDUCATIONAL COMPUTER BOARD

by

Yavuz Tugcu

December, 1989

Thesis Advisor: Gerald J. Lipovski

Approved for public release; distribution is unlimited.
DESIGN AND IMPLEMENTATION OF AN MC68020-BASED EDUCATIONAL COMPUTER BOARD

TUGCU, Yavuz

Master's Thesis

FROM 1989 TO December

The goal of this thesis is to design and implement a Motorola 68020 based Educational Computer Board (ECB), including the Motorola 68881 co-processor. The ECB has two communication channels, one for an external I/O device and the other for a Macintosh personal computer. A stored program can be installed in 8K bytes Programmable Read Only Memory (PROM) to initialize the ECB and to handle communication, as well as to perform user commands via a Macintosh personal computer.

The ECB operates at a clock frequency of 16 MHz. It includes four Static Random Access Memory (SRAM) chips which provide a storage of 32K bytes. Two Programmable Array Logic (PAL) chips generate the required decoding, enabling and timing signals. No special I/O chip is used in Macintosh interface, except for a RS-232 line driver/level changer, as the
communication on this channel is intended to be under software control in order to keep the hardware as simple as possible. The channel for an external device has not been implemented and tested, but all the required pads and holes are available to install 74244 and 74245 TTL line driver IC's for this channel.
Design and Implementation
of
an MC68020-Based Educational Computer Board

by

Yavuz Tugcu
1st Lieutenant, Turkish Air Force
B.S.E.E., Middle East Technical University, Ankara, 1981

Submitted in partial fulfillment
of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL
December 1989

Author: Yavuz Tugcu

Approved by:
Gerald J. Lipovski, Thesis Advisor
Jon T. Butler, Second Reader
John P. Powers, Chairman

Department of Electrical and Computer Engineering
ABSTRACT

The goal of this thesis is to design and implement a Motorola 68020-based Educational Computer Board (ECB), including the Motorola 68881 coprocessor. The ECB has two communication channels, one for an external I/O device and the other for a Macintosh personal computer. A stored program can be installed in 8K bytes Programmable Read Only Memory (PROM) to initialize the ECB and to handle communication, as well as to perform user commands via a Macintosh personal computer.

The ECB operates at a clock frequency of 16 MHz. It includes four Static Random Access Memory (SRAM) chips which provide a storage of 32K bytes. Two Programmable Array Logic (PAL) chips generate the required decoding, enabling and timing signals. No special I/O chip is used in Macintosh interface, except for a RS-232 line driver/level changer, as the communication on this channel is intended to be under software control in order to keep the hardware as simple as possible. The channel for an external device has not been implemented and tested, but all the required pads and holes are available to install 74244 and 74245 TTL line driver IC's for this channel.
# TABLE OF CONTENTS

I. INTRODUCTION ............................................ 1

II. AN OVERVIEW OF MC68020 AND MC68881 ...................... 2  
    MC68020 Architecture and Features ...................... 2  
    MC68881 Architecture and Features ...................... 6  
    The Interface Between the MC68020 and MC68881 ........... 6

III. DESIGN AND IMPLEMENTATION OF THE ECB .................... 8  
    Introduction to the Design ................................ 8  
    Interfacing with the Memory ................................ 9  
    Interfacing with a Smart Terminal ......................... 10  
    Interfacing with MC68881 Coprocessor ..................... 11  
    Reset and Software Abort Circuits ....................... 11

IV. HARDWARE VERIFICATION .................................. 13  
    ROM Read Test ........................................ 13  
    Testing the Coprocessor Enable (CopE) and Phantom signals 15  
    RAM Read/Write Test ................................... 17  
    Coprocessor communication test ......................... 20  
    Interrupt Level 4 (RS232 communication) test .............. 22  
    Interrupt Level 6 (Software Abort) test .................. 24

V. CONCLUSIONS ............................................ 26  
    The current implementation of the ECB ................... 26  
    Future Improvements .................................... 27

APPENDIX A: MC68020 SIGNAL DESCRIPTION ...................... 28  
    Function Code Signals ( FC0 through FC2 ) ............. 28  
    Address Bus Signals ( A0 through A31 ) ................. 28  
    Data Bus Signals ( D0 through D31 ) ................... 29
Transfer Size Signals (SZ0, SZ1) ........................................ 29
External Cycle Start (IECS) .................................................. 30
Operand Cycle Start (OCS) .................................................. 30
Read-Modify-Write Cycle (IRMC) .......................................... 30
Address Strobe (IAS) .......................................................... 30
Data Strobe (IDS) ............................................................. 30
Read/Write (R/IW) ............................................................ 30
Data Buffer Enable (DBEN) .................................................. 31
Data Transfer and Size Acknowledge (DSACK0, DSACK1) ........... 31
Cache Disable (ICDIS) ....................................................... 31
Interrupt Priority Level Signals (IIPLO, IIP1, IIP2) ................. 32
Interrupt Pending (IPEND) .................................................. 32
Autovector (AVEC) .............................................................. 32
Bus Request (BR) ............................................................ 33
Bus Grant (BG) ............................................................... 33
Bus Grant Acknowledge (BGACK) ......................................... 33
Reset (RESET) ................................................................. 33
Halt (HALT) ................................................................. 33
Bus Error (BERR) ............................................................. 34
Clock (CLK) ................................................................. 34

APPENDIX B: MC68881 SIGNAL DESCRIPTION .......................... 38
Address Bus Signals (A0 through A4) .................................... 38
Data Bus Signals (D0 through D31) ...................................... 38
Address Strobe (IAS) .......................................................... 38
Size Signal (SIZE) ............................................................. 39
Chip Select (ICS) .............................................................. 39
Read/Write (R/IW) ............................................................ 39
Data Strobe (IDS) ............................................................. 40
Data Size And Acknowledge (DSACK0, DSACK1) ......................... 40
Reset (RESET) ................................................................. 40
Sense Device (SENSE) ....................................................... 40
Clock (CLK) ................................................................. 40
Coprocessor Mid-instruction Exception Stack Frame
(Format $9) ........................................ 61
Short Bus Cycle Stack Frame (Format $A) ........ 62
Long Bus Cycle Stack Frame (Format B Hex) ....... 63
Coprocessor related exceptions .................... 64
The Coprocessor Detected Exceptions .......... 65
Coprocessor Detected Protocol Violations .... 66

APPENDIX E: MC68881 REGISTERS AND DATA TYPES ....... 70
MC68881 REGISTERS .................................. 70
Floating Point Data Registers (FP0-FP7) .......... 70
Floating Point Control Register (FPCR) .............. 70
Exception Enable Byte ................................ 71
Mode Control Byte .................................... 72
Floating Point Status Register (FPSR) ............... 72
Condition Code Byte .................................. 73
Quotient Byte ......................................... 73
Exception Status Byte ................................ 74
Accrued Exception Byte ................................ 74
Floating Point Instruction Address Register (FPIAR) .......... 75

MC68881 DATA FORMATS AND TYPES .............. 75
Single Real (32 bits) ............................... 76
Double Real (64 bits) ............................... 76
Extended Real (96 bits) ............................. 77
Packed Decimal Real (96 bits) ....................... 77

APPENDIX F: MC68881 COPROCESSOR INTERFACE ....... 80
SIGNAL CONNECTION AND COPROCESSOR ACCESS .... 80
COPROCESSOR INTERFACE REGISTERS .......... 81
Response CIR ($00) .................................. 81
Control CIR ($02) ..................................... 82
Save CIR ($04) ....................................... 82
Restore CIR ($06) ..................................... 82
Operation Word CIR ($08) ........................... 82
COPROCESSOR COMMUNICATION AND RESPONSE PRIMITIVES

Coprocessor Communication ........................................... 84
Response Primitives....................................................... 85
Null Primitive .............................................................. 85
Evaluate Effective Address and Transfer Data .................... 86
Transfer Single Main Processor Register ............................ 87
Transfer Multiple Coprocessor Register ............................ 87
Take Pre-Instruction Exception ........................................ 87
Take Mid-Instruction Exception ........................................ 88

APPENDIX G: DESIGN OF THE ECB ................................. 89
Memory Mapping .......................................................... 89
Programmable Array Logic circuit PAL B ......................... 90
Programmable Array Logic Circuit PAL A .......................... 91
PHANTOM Signal ............................................................ 91
RS232 Transmit/Receive Circuit ................................ ...... 92
Data Size And Transfer Acknowledge Signals ..................... 93
Reset Circuit ................................................................. 95
Software Abort Circuit ................................................... 95
I/O Interface for External Devices .................................... 96

APPENDIX H: PAL A PROGRAMMING FILES ...................... 100
PAL A LISTING FILE ..................................................... 100
PAL A DOCUMENT FILE .................................................. 104

APPENDIX I: PAL B PROGRAMMING FILES ...................... 114
PAL B LISTING FILE ..................................................... 114
PAL B DOCUMENT FILE .................................................. 116
LIST OF FIGURES

Figure 1 Status Register ........................................ 4
Figure 2 CPU Space Encoding .................................... 5
Figure 3 State listing for the ROM read test .................... 14
Figure 4 Timing waveforms for the ROM read test ............ 14
Figure 5 Timing between IDSACK0 and IAS, IDS ............ 15
Figure 6 State listing of the routine for CopE and Phantom tests. 16
Figure 7 Timing waveforms for CopE and Phantom signals. 16
Figure 8 Test routine for RAM read/write test ................ 17
Figure 9 State listing of the routine for RAM read/write test 18
Figure 10 Timing diagram for RAM read/write test .......... 18
Figure 11 Timing waveforms for IAS, IDS and IDSACK during write operation. 19
Figure 12 Timing waveforms for IAS, IDS and IDSACK during read operation. 19
Figure 13 Test routine for coprocessor communication .... 20
Figure 14 State listing for the routine to test the coprocessor communication. 20
Figure 15 Timing waveforms for the coprocessor communication test 21
Figure 16 State listing for the interrupt level 4 test ....... 23
Figure 17 Timing waveforms for interrupt level 4 operation. 23
Figure 18 The state listing for interrupt level 6 test. .... 24
Figure 19 Timing waveforms for interrupt level 6 test. .... 25
Figure 20 MC68020 Read Cycle Timing Diagram .......... 36
Figure 21 MC68020 Write Cycle Diagram .................. 37
Figure 22 MC68881 Read Cycle Timing Diagram ............ 42
Figure 23 MC68881 Write Cycle Timing Diagram ........... 43
Figure 24 Operand representation and size/offset encodings 45
Figure 25 Long word transfer to 16 bit data bus .......... 45
Figure 26 Long word transfer to 8 bit data bus .......... 45
Figure 27 Misaligned longword transfer to 32 bit data bus 46
Figure 28 Misaligned word transfer to 16 bit data bus .... 46
Figure 29 Normal four word stack frame ................... 60
Figure 30 Throwaway four word stack frame ............... 60
Figure 31 Normal six word stack frame .................... 61
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>Coprocessor mid instruction exception stack frame</td>
<td>62</td>
</tr>
<tr>
<td>33</td>
<td>Short bus cycle fault stack frame</td>
<td>63</td>
</tr>
<tr>
<td>34</td>
<td>Long bus cycle fault stack frame</td>
<td>64</td>
</tr>
<tr>
<td>35</td>
<td>Floating Point Control Register</td>
<td>70</td>
</tr>
<tr>
<td>36</td>
<td>FPCR Exception Enable Byte</td>
<td>71</td>
</tr>
<tr>
<td>37</td>
<td>FPCR Mode Control byte</td>
<td>72</td>
</tr>
<tr>
<td>38</td>
<td>FPCR Status Register</td>
<td>72</td>
</tr>
<tr>
<td>39</td>
<td>FPSR Condition Code byte</td>
<td>39</td>
</tr>
<tr>
<td>40</td>
<td>FPSR Quotient byte</td>
<td>40</td>
</tr>
<tr>
<td>41</td>
<td>FPSR Exception Status byte</td>
<td>74</td>
</tr>
<tr>
<td>42</td>
<td>FPSR Accrued Exception byte</td>
<td>75</td>
</tr>
<tr>
<td>43</td>
<td>Single Real data format</td>
<td>76</td>
</tr>
<tr>
<td>44</td>
<td>Double Real data format</td>
<td>76</td>
</tr>
<tr>
<td>45</td>
<td>Extended Real data format</td>
<td>77</td>
</tr>
<tr>
<td>46</td>
<td>Packed Decimal Real data format</td>
<td>77</td>
</tr>
<tr>
<td>47</td>
<td>Normalized Number format</td>
<td>78</td>
</tr>
<tr>
<td>48</td>
<td>Denormalized Number Format</td>
<td>78</td>
</tr>
<tr>
<td>49</td>
<td>Zero format</td>
<td>78</td>
</tr>
<tr>
<td>50</td>
<td>Infinity format</td>
<td>79</td>
</tr>
<tr>
<td>51</td>
<td>Not-A-Number format</td>
<td>79</td>
</tr>
<tr>
<td>52</td>
<td>MC68020/MC68881 32 bit data bus connection</td>
<td>80</td>
</tr>
<tr>
<td>53</td>
<td>CPU space encoding for coprocessor access</td>
<td>80</td>
</tr>
<tr>
<td>54</td>
<td>Coprocessor Interface Register map</td>
<td>81</td>
</tr>
<tr>
<td>55</td>
<td>Null Format</td>
<td>86</td>
</tr>
<tr>
<td>56</td>
<td>Evaluate Effective Address and Transfer Data format</td>
<td>86</td>
</tr>
<tr>
<td>57</td>
<td>Transfer Single Main Processor Register format</td>
<td>87</td>
</tr>
<tr>
<td>58</td>
<td>Transfer Multiple Coprocessor Register format</td>
<td>87</td>
</tr>
<tr>
<td>55</td>
<td>Take Pre-instruction Exception format</td>
<td>88</td>
</tr>
<tr>
<td>60</td>
<td>Take Mid-instruction Exception format</td>
<td>88</td>
</tr>
<tr>
<td>61</td>
<td>Generation of the memory mapping signals</td>
<td>91</td>
</tr>
<tr>
<td>62</td>
<td>PHANTOM signal generation</td>
<td>92</td>
</tr>
<tr>
<td>63</td>
<td>RS232 Transmit/Receive Circuit</td>
<td>93</td>
</tr>
<tr>
<td>64</td>
<td>DSACK Signal Generation</td>
<td>94</td>
</tr>
<tr>
<td>65</td>
<td>Reset Circuit</td>
<td>95</td>
</tr>
<tr>
<td>Figure</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>66</td>
<td>Software Abort circuit</td>
<td>96</td>
</tr>
<tr>
<td>67</td>
<td>I/O interface for external devices</td>
<td>97</td>
</tr>
<tr>
<td>68</td>
<td>ECB Circuit Diagram</td>
<td>98</td>
</tr>
<tr>
<td>69</td>
<td>ECB Two Layer PCB Layout</td>
<td>99</td>
</tr>
</tbody>
</table>
**LIST OF TABLES**

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>MC68020 Address Spaces.</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>Function Code Encodings</td>
<td>28</td>
</tr>
<tr>
<td>3</td>
<td>Transfer Size Encodings</td>
<td>29</td>
</tr>
<tr>
<td>4</td>
<td>DSACK codes</td>
<td>31</td>
</tr>
<tr>
<td>5</td>
<td>Interrupt Priority and mask levels</td>
<td>32</td>
</tr>
<tr>
<td>6</td>
<td>MC68020 AC Electrical Specifications</td>
<td>35</td>
</tr>
<tr>
<td>7</td>
<td>MC68881 Data Bus Size Encoding</td>
<td>39</td>
</tr>
<tr>
<td>8</td>
<td>MC68881 AC Electrical Characteristics</td>
<td>41</td>
</tr>
<tr>
<td>9</td>
<td>MC68020 External Data Bus Multiplexing</td>
<td>44</td>
</tr>
<tr>
<td>10</td>
<td>Trace Bit Encoding</td>
<td>58</td>
</tr>
<tr>
<td>11</td>
<td>IEEE non-aware branch condition predicates</td>
<td>66</td>
</tr>
<tr>
<td>12</td>
<td>MC68020 Exception Vector Table</td>
<td>67</td>
</tr>
<tr>
<td>13</td>
<td>MC68020 Extensions To M68000 Family Instructions</td>
<td>68</td>
</tr>
<tr>
<td>14</td>
<td>MC68020's Improved Features</td>
<td>68</td>
</tr>
<tr>
<td>15</td>
<td>MC68020 Instruction Set</td>
<td>69</td>
</tr>
<tr>
<td>16</td>
<td>ECB Memory Mapping Scheme 1</td>
<td>89</td>
</tr>
<tr>
<td>17</td>
<td>ECB Memory Mapping Scheme 2</td>
<td>90</td>
</tr>
</tbody>
</table>
I. INTRODUCTION

Microprocessors continue to be an integral part of many complex digital systems. Through improvements in manufacturing techniques, they have become more powerful and more complex. This power and flexibility is accompanied by increased complexity and difficulty in hardware and software design. The hardware designer must consider more control and data signals. Similarly software design entails more detailed considerations. The complexity of a microprocessor-based system also increases the difficulty of maintenance and troubleshooting. The operation of such a system should be thoroughly understood before attempting any troubleshooting action.

The manufacturers of microprocessors have introduced new products so often that the number of people who know and use these products is somewhat limited. The best way of learning a system is through using it. This idea forms the basis for the thesis presented here. Within the scope of the thesis, an Educational Computer Board (ECB) has been designed and implemented to be used

- as a tool for teaching a state-of-the-art microprocessor and coprocessor design,
  and
- as an experimental, test, or control device for scientific applications.

In the design of ECB, the main consideration was to use the minimum number of external components to achieve simplicity, low-cost and reliability.

In the chapter "An overview of MC68020 and MC68881", the basic operations of main processor and co-processor are reviewed. The chapter "Design and Implementation of the ECB" discusses several design alternatives and explains why a particular design has been selected. The chapter "Hardware verification" includes the outputs of a series tests to verify the operation of the ECB. A comparison is made, in the last chapter "Conclusions", between the ECB developed in this thesis and the ECB previously designed by Motorola and still in use in microprocessor-based courses at the Naval Postgraduate School. Also suggested future improvements are given in this last chapter.
II. AN OVERVIEW OF MC68020 AND MC68881

This chapter introduces the architecture and features of the MC68020 and its associated coprocessor MC68881. Also given is a brief description of the signals and the interface between two processors. Detailed information on the signal description, timing and instruction set is given in Appendix A, B and D.

A. MC68020 Architecture and Features

Implemented in VLSI technology, the MC68020 is upwardly compatible with its predecessors, the M68000 and M68010. That is, in addition to the new instructions, all the instructions that run on the old M68000 family members, can be run on MC68020. All I/O devices that can be connected to the M68000 and M68010 can also be connected to MC68020. A table of MC68020 instructions and new instructions which are extensions to old M68000 family members are given in Appendix D.

The MC68020 has an 128 word on-chip cache memory (compared to 3-word cache memory in M68010 and no cache memory in M68000). The advantage of cache memory is to reduce both the total execution time of a program and the external bus activity of the processor without degrading the performance. The basic idea is to store the instruction stream prefetched from main memory into the faster on-chip cache memory so that the processor does not have to access main memory to fetch the next instruction in most cases. This on-chip cache memory can be enabled or disabled by applying an external signal to the chip. The ECB has been implemented with this feature disabled.

The MC68020 contains 32-bit data/address registers and 32-bit data/address buses. Thus, it can directly address a memory range of 4 Gigabytes. In each bus cycle, the microprocessor can determine the port size of the external device to or from which an operand is to be transferred. This feature is called "Dynamic bus sizing". The MC68020 can be connected to external devices having port sizes of 8, 16 or 32-bits, so all data alignment restrictions are eliminated. On the ECB, 32K byte ROM is connected as an 8-bit port and 32K byte RAM is connected as a 32-bit port. An input signal can inform the microprocessor, if an external device does not respond to a command within a specified period of time, so that the microprocessor can initiate a new bus cycle. This
signal (BERR) which is to be generated by an external circuit has not been used on the 
ECB, as the purpose in the design is to use minimum hardware to the degree that 
guarantees the proper operation of the ECB, as well as to make it easy for the 
programmer to write the software that will handle the operation of the ECB, during this 
development phase. Appendix C includes the information on "Bus Operation" and 
focuses on dynamic bus sizing and multiplexing of the data onto the external bus.

The MC68020 has three processing states, and it is always in one of these states: 
normal, exception and halt. In the normal state, the processor executes instructions 
(fetching instructions and operands, storing results and communicating with the 
co-processor). If an unusual condition (exception) occurs during normal instruction 
execution, the processor enters the exception state to handle this condition easily. An 
exception can be generated internally by an instruction or externally by an interrupt, 
reset, etc. The processor enters the halt state whenever it detects a system failure. In 
halt state, there will be no processor activity, until an external reset (the only means to 
regain the processor activity) is applied to restart the processor. The halt state is not the 
same state as the stopped state which is caused by STOP instruction. The instruction 
execution on a stopped processor resumes after a trace, interrupt or reset exception.

Within each of the three processing states, there are two privilege levels, user and 
supervisor. The supervisor state has higher privilege than the user state, so that all 
processor instructions are available to execute in this state. In the user state, programs 
are allowed to access only their code and data areas, and they cannot execute some 
processor instructions related to system functions. This provides security in the 
microprocessor system.

The MC68020 behaves slightly differently in the supervisor state than the old 
M68000 family members. It allows the separation of supervisor stack space for user 
tasks and for interrupt associated tasks in order to increase the efficiency in a 
multi-tasking operating system. This separation is enabled by setting the M bit in the 
status register. The M bit is cleared, whenever an exception occurs for interrupts. The 
processor can be switched from the user state to the supervisor state only through 
exception processing. Switching from the supervisor state to the user state is 
accomplished by executing an instruction that can modify the status register. Figure 1 
shows the positions of the status and control bits in the status register.
The MC68020 has three defined types of address space, encoded by the function code pins FC0-FC2. These address spaces are the user data/program space, the supervisor data/program space and the CPU space, as shown in Table 1.

<table>
<thead>
<tr>
<th>FC2</th>
<th>FC1</th>
<th>FC0</th>
<th>ADDRESS SPACE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>UNDEFINED</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>USER DATA SPACE</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>USER PROGRAM SPACE</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>UNDEFINED</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>SUPERVISOR DATA SPACE</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>SUPERVISOR PROGRAM SPACE</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>CPU SPACE</td>
</tr>
</tbody>
</table>

The user and supervisor address spaces have no predefined memory locations, except for the addresses of the initial interrupt stack pointer and program counter values that are held in the first two longwords of the supervisor program space. The MC68020 fetches these two longwords and loads them into the interrupt stack pointer and the program counter, respectively, by reading from supervisor program space. CPU space accesses are made when the processor communicates with the external devices for data movements other than those associated with instructions, like interrupt acknowledgements and coprocessor operation. During CPU space accesses, address lines A19 through A16 specify the type of CPU space, as shown in Figure 2.
On the ECB, the address lines A18, A17 and A15 are used to generate the chip enable signal for the MC68881 coprocessor. The function code lines FC0-FC2 are not incorporated in the co-processor chip select generation circuit.

In the processing of an exception, the MC68020 goes through four identifiable steps.

1. An internal copy of the status register is saved temporarily and the status register is set to process the exception.

2. The exception vector is generated. An exception vector is a pointer to the memory location containing the address of the routine which handles the specified exception. There are 254 exception vectors available in the supervisor data space, and 2 vectors for the reset exception in supervisor program space. A group of 64 vectors is defined by the processor and the remaining 192 vectors are left for user to define. Exception vectors can be generated externally or internally. On the ECB, all the interrupts are auto-vectored, that is, the exception vectors are generated internally by the processor upon the recognition of the interrupt.

3. The current processor context is saved on the exception stack frame created on the active supervisor stack. This context always includes the status register, the program counter and the vector offset for the exception vector. Another field on the exception stack frame called "format field" is used to specify what additional processor state information has been put onto the stack frame, as there is more than one type of exception stack frame created by different exceptions.

4. At the last step, the address of the exception handler is loaded into the program counter, then the instruction at that address is fetched and the program execution is
resumed.

For detailed explanation on exception processing, see Appendix D.

B. MC68881 Architecture and Features

The MC68881 floating-point coprocessor is implemented in VLSI and HCMOS technology which combines the HMOS (High Density NMOS) and CMOS technologies to achieve low power, high speed and minimum silicon area. Although it is primarily designed for use with MC68020 microprocessor, it can also be used with the old M68000 family members with some degradation in the performance. This is due to the fact that the MC68881 is recognized as a coprocessor by the MC68020 and as a peripheral processor by the other M68000 family members. The data bus on which MC68881 operates can be 8, 16 or 32-bits wide. The MC68881 has eight 16-bit and four 32-bit co-processor Interface Registers (CIR) which are memory-mapped to the CPU address space of MC68020 in order to provide exchange of commands and data.

From the programmer's point of view, the pair MC68020/MC68881 can be thought as one MC68020 processor implemented on the same chip, having additional eight floating-point data registers. Each floating-point data register is 80-bit wide (1 sign bit, 64 bits for mantissa and 15 bits for exponent). The MC68881 fully conforms to IEEE P754 Binary Floating Point Arithmetic Standard and supports seven data types: byte, word, long integer, single, double, extended precision real and packed BCD real. There are 22 scientific constants available on the chip.

Appendix E includes detailed information on the MC68881 registers and data types. Appendix B contains the MC68881 signal description.

C. The Interface Between the MC68020 and MC68881

The interface between the MC68881 and the main processor is provided by the M68000 Family coprocessor interface which allows connection of up to eight co-processors. Each co-processor is addressed by driving its ID number on the address lines A13 through A15. On the ECB, these lines are not decoded to generate the chip
select signal, as there is only one coprocessor which is always addressed for any ID number.

The main processor MC68020 communicates with the floating point coprocessor MC68881 over a 32-bit data bus, and accesses the coprocessor interface registers through bus cycles. Each interface register (CIR) has a specific function and is used as a communication port. The coprocessor connection diagram for 32-bit data bus is given in Appendix F. On the ECB, function codes FC0-FC2 are not used for the generation of chip select signal.

The interface tasks are divided between the MC68020 and MC68881 so that they do not duplicate each other's functions. For example, the main processor does not have to decode the co-processor instructions; it is the responsibility of the co-processor to decode these instructions. On the other hand, the coprocessor does not involve the calculation of the effective address. It only instructs the main processor to transfer an operand over the interface, then it is the responsibility of the main processor to calculate the effective address and fetch the operand. Thus, the coprocessor never becomes a bus master.
III. DESIGN AND IMPLEMENTATION OF THE ECB

This chapter gives a brief description of how the ECB has been configured and discusses the design of the external hardware, as well as the benefits of the particular design selected. The description of external circuits are not given in detail in this chapter. Appendix G can be referred to for detailed information.

A. Introduction to the Design

Before going into the details of the design, the configuration of the ECB had to be determined, that is, what external devices would be connected to the main processor and in which way they would be connected. The ECB was intended to communicate with a smart terminal to download user programs and to issue commands for running the downloaded programs and for manipulating the other ECB functions. Thus, the first external device was a smart terminal, like a personal computer. Memory was the second external device to exist on the ECB, since every processor needs some memory for storing programs and data. The last external device was the MC68881 coprocessor.

Once the configuration of the ECB had been determined, the next step was to design the external circuits which would provide the required interface between the MC68020 and the three external devices. The main objective in the design of the external circuits was to keep the hardware at the required minimum to allow proper operation of the ECB in the simplest and primitive way.

All handshake signals for three external devices are generated by two Programmable Array Logic IC's PAL16R4 and PAL16L8. Another integrated circuit, MAX232 converts the RS-232 line voltage levels to TTL-voltage levels and vice versa, with a +5V power supply only. Except for the reset and software abort circuits, the other main components on the ECB are the MC68020 processor, the MC68881 coprocessor and the memory chips (1 27C256 ROM chip, 4 6164 RAM chips).

In the following sections the interface with each external device will be discussed separately.
B. Interfacing with the Memory

The memory to be implemented should be large enough to hold the initialization and user programs/data, as well as the basic routines, but small enough to keep the hardware simple and inexpensive. Small memory size also allows the high order address bits to be used for other purposes, like RS-232 transmission and reception, as explained later.

1. Non-volatile memory (ROM) is used to hold the initialization data and routine during power-up. An 8K byte ROM is sufficient for that purpose.

2. Volatile memory (RAM) is required to hold the user programs and data to be downloaded via the RS-232 interface. A 32K byte RAM was found to be satisfactory for this.

An important design consideration is what kind of information is to be stored in non-volatile and volatile memories. It was decided that low level routines for initialization, I/O (input/output) and exception handlers would be kept in ROM in order to provide security for basic routines which should not be destroyed by overwriting. A requirement imposed by the system is that ROM must be accessed in the very first addresses to allow for fetching the initial interrupt stack pointer and program counter values (reset exception vector). On the other hand, it is very convenient for the user to write his/her own exception routines and to change the contents of the exception vector table located in low memory. This stipulates that both ROM and RAM must be mapped into low addresses which is the case with the current implementation during power-up or reset. In order to prevent collision on the data bus, all reads are made from the ROM and all writes go to RAM when both memories are mapped into the same space. This allows both to fetch the reset exception vector and to copy the contents of ROM to RAM. After a copy of ROM is made to RAM, then the ROM is detached from the low addresses and mapped into higher addresses. Only RAM is accessible for reading and writing in the low addresses thereafter. By this scheme, the user can change the exception vectors in low memory RAM and can access the basic routines in high memory ROM.
The last step in the design process was the development of the external circuits in order to generate the required interface signals with proper timing. These signals are generated by two PAL (Programmable Array Logic) circuits. PAL A (PAL16R4) generates the signal (PHANTOM) which detaches ROM from low addresses and maps into higher addresses. PAL A also returns "Data size and acknowledge" signals (DSACK0, DSACK1) which tells MC68020 that an 8-bit port (or 32-bit port) has been accessed when ROM (or RAM) was addressed. PAL B (PAL16L8) generates the chip select signals for both ROM and RAM, and Read/Write signal for RAM, thus performing the memory mapping. DSACK signals for ROM accesses are delayed to make sure that correct data has been put on the data bus, since the ROM chip has a longer access time than the RAM chips. The volatile memory has been chosen for static RAM (SRAM) which eliminates the refresh hardware required for Dynamic RAMs and provides faster access time.

As a summary of memory interfacing: the size of the memory (8K byte ROM and 32K byte RAM) is sufficient for most programs and leaves high order address bits to be used for other purposes. Static RAM helps the designer reduce the hardware. It also provides fast access and reliability. The memory mapping scheme imposes access of ROM in low addresses, during power-up or reset, and in high addresses after initialization, in order to execute the basic routines. This technique enables the user to modify the system data located in RAM in the low address region. Appendix G covers more detailed information on memory interfacing.

C. Interfacing with a Smart Terminal

The ECB communicates with a smart terminal via a serial RS-232 interface. The serial interface is simple; it requires only three wires, but it is slower when compared to a parallel interface with the same clock rate. A voltage level converter chip matches the signal levels on the ECB to the RS-232 line. No special I/O (input/output) chip has been used. The reception and transmission on the RS-232 interface has been implemented in software to keep the hardware simple (see Reference 1). Input and output signals for RS-232 are passed through PAL A and buffered by the level converter chip. Setting the address lines A19 and A15 to high causes a zero to be transmitted on the RS-232 line. On the other hand, setting the address lines A19 and A17 to high causes the RS-232 line to be strobed. If the line is found high (a zero bit)
then an auto vectored interrupt of level 4 is generated. The reception of the incoming byte can be handled by the interrupt handler pointed by level four interrupt vector entry. With this scheme, the communication with a smart terminal is only possible when RS-232 line is monitored by the software on the ECB. For detailed explanation and circuit diagrams of this interface see Appendix G, H, and I.

D. Interfacing with MC68881 Coprocessor

The most efficient and fastest interface between the MC68020 and its dedicated coprocessor MC68881 is via a 32-bit data bus. Both processors use the same clock, although they can run on different clocks. The connection of most signals are straightforward and direct. The only signal to be dealt with here is the chip select (CopE) which is generated by PAL B out of the address lines A18, A17 and A15. The chip select signal for the coprocessor is also used in the generation of another signal (PHANTOM) which detaches ROM from low address region after initialization. Appendix G, H and I include the detailed explanation of the interface and the generation of the chip select signal.

E. Reset and Software Abort Circuits

The main processor and the coprocessor must be reset in order to set their states and registers to predefined and known values. This arises in two cases, initial power-up and reset after a catastrophic system failure in order to bring the system up. It is guaranteed that both processors recognize the reset condition if their reset inputs are held low at least 100 ms by the external circuit. The reset circuit which has been built around Motorola’s low voltage detector is quite simple. An external resistor-capacitor combination provides the required delay of at least 100 ms.

In case the user program runs out of control or enters an unintended loop for any reason, the user must have a means to abort the program and return to a defined point before re-running the program without resetting the processor. This is provided by the software abort circuit consisting of all passive components. The circuit generates an auto vectored interrupt of level 6, upon pushing the software abort button. The level of the interrupt is one less than the non-maskable highest level. The reason for choosing a level 6 interrupt rather than a level seven interrupt is that the output of the abort circuit
is not debounced. This causes more than one interrupt to occur sequentially, after the software abort switch is released. If a level seven interrupt is generated by the software abort circuit, all the successive interrupts (non-maskable) due to non-debounced output will be recognized. This imposes a delay in the processing of the interrupt, and unnecessary pushes onto the stack, until the bouncing of the switch stops. Assigning a level 6 interrupt to the software abort function improves the response considerably. In the interrupt handler for the software abort, the mask level in the status register is set to 7, before beginning the exception processing so that further level 6 interrupts are not recognized (see Reference 1). This greatly reduces the number of spurious level 6 interrupts that are recognized after the first one.
IV. HARDWARE VERIFICATION

After implementation, the hardware has been verified by running a series of short routines to test the following:

- ROM read.
- Generation of the coprocessor chip enable CopE and PHANTOM signals.
- RAM read/write.
- Coprocessor communication.
- Interrupt 4 (RS-232 reception) operation.
- Interrupt 6 (Software Abort) operation.

All the tests have been conducted by using the debugger in Reference 1 and the Logic Analyzer HP1650A.

A. ROM Read Test.

The routine for the ROM read test is the RS232 reception routine, itself, which resides in the ROM (See Reference 1). A part of the state listing for this routine is given in Figure 3, in which the MC68020 makes sequential reads from supervisor program space. DSACK signals generated by the PAL B return an 8-bit port size for the ROM. The timing waveforms are shown in Figure 4, where it can easily be seen that function codes (FC2 through FC0) are encoded for supervisor program address space. IDSACK signal stays high all the time and only !DSACK0 is asserted, after !DS and !AS are asserted, to indicate an 8-bit port size. The ROM chip enable signal ROMCE is the only chip select signal that is active. Figure 6 shows the relation between !DSACK0 and !AS, !DS in an expanded scale. The X marker is at the point where !AS and !DS are asserted, and the 0 marker is at the point where !DSACK0 is asserted. The specification for the time between two markers is 80 ns maximum (See Appendix A). The measured time is 70 ns as seen in Figure 5.
Figure 3 State listing for the ROM read test

<table>
<thead>
<tr>
<th>Label</th>
<th>ADDR</th>
<th>DATA</th>
<th>STAT</th>
<th>DSACK</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base</td>
<td>Hex</td>
<td>Hex</td>
<td>Symbol</td>
<td>Symbol</td>
</tr>
<tr>
<td>+0000</td>
<td>000404DA</td>
<td>4E000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0001</td>
<td>000404DB</td>
<td>F9000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0002</td>
<td>000404DC</td>
<td>00000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0003</td>
<td>000404DD</td>
<td>0E000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0004</td>
<td>000404DE</td>
<td>04000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0005</td>
<td>000404DF</td>
<td>E0000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0006</td>
<td>000E04E0</td>
<td>4E000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0007</td>
<td>000E04E1</td>
<td>71000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0008</td>
<td>000E04E2</td>
<td>4E000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0009</td>
<td>000E04E3</td>
<td>71000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0010</td>
<td>000E04E4</td>
<td>4E000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0011</td>
<td>000E04E5</td>
<td>71000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0012</td>
<td>000E04E6</td>
<td>4E000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0013</td>
<td>000E04E7</td>
<td>F9000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0014</td>
<td>000E04E8</td>
<td>00000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
</tbody>
</table>

Figure 4 Timing waveforms for the ROM read test
B. Testing the Coprocessor Enable (CopE) and Phantom signals.

The test routine for these two signals is the initialization routine for the ECB (See Reference 1). The state listing for part of the routine is shown in Figure 6. When the PHANTOM signal is high (default state after a reset or power up), an image of the ROM is mapped onto the RAM, and all reads are made from ROM, whereas all writes go to the RAM. After the PHANTOM is driven low, the ROM image is removed from RAM region and the RAM can be accessed for both reading and writing. The only way to drive the PHANTOM low is to make a coprocessor access. In the initialization routine, the coprocessor is accessed by MOVE.L instruction to read data from $20000, which is shown as supervisor data space in Figure 6 (lines +0000 and +0001).
Figure 6 State listing of the routine for CopE and Phantom tests.

Figure 7 Timing waveforms for CopE and Phantom signals.
Figure 7 shows the timing diagram for CopE and PHANTOM signals. The PHANTOM signal goes low 110 ns after the CopE signal is asserted, and it is not affected by the negation of CopE. The first read operation after the negation of CopE is made from RAM, which is only possible when the PHANTOM is low. (See line +0002 in Figure 7 and the point where both DSACK signals are driven low simultaneously, to indicate 32 bit RAM port, in Figure 7).

C. RAM Read/Write Test

The routine for this test was downloaded by using the debugger in Reference 1. Figure 8 shows the piece of the code.

```
00010000 21FC555555556000 MOVE.L #1431655765,$00006000
0001008 20386000 MOVE.L $00006000,D0
000100C 6000FFF2 BRA.L $001000
```

Figure 8 Test routine for RAM read/write test

The state listing for this routine is given in Figure 9. A 32-bit port size is indicated by the DSACK signals. The routine runs in the supervisor state and repeats itself with the sequence: three sequential program reads (lines +0004 through +0006), one data write (line +0007), one program and data read (lines +0008 and +0009), and another program read (line +0010). This sequence can also be seen in the timing diagram given in Figure 10. The X cursor line corresponds to the line +0000 (SUPERVISOR DATA WRITE) in Figure 10. Function Code signals, FC2 through FC0, either indicate supervisor data space (101) or supervisor program space (110). DSACK signals always return a 32-bit port size and only the RAM chip enable signal RAMCE is active. Figures 12 and 13 show the timing between the negation of IAS, IDS signals and the negation of DSACK signals during a write and read operation, respectively. The specification for this period is 80 ns maximum and it was measured as 70 ns.
Figure 9 State listing of the routine for RAM read/write test

Figure 10 Timing diagram for RAM read/write test.
Figure 11 Timing waveforms for !AS, !DS and !DSACK during write operation.

Figure 12 Timing waveforms for !AS, !DS and !DSACK during read operation.
D. Coprocessor communication test

The routine for this test consists of a loop of the instruction FPMOVE #7,FP7 and given in Figure 13. The state listing obtained during the execution of this routine is given in Figure 14, and Figure 15 shows the corresponding timing waveforms.

<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00001000</td>
<td>F23C</td>
<td>WORD $F23C</td>
</tr>
<tr>
<td>00001002</td>
<td>4380</td>
<td>CHK.W D0,DI</td>
</tr>
<tr>
<td>00001004</td>
<td>00000007</td>
<td>OR.B #7,D0</td>
</tr>
<tr>
<td>00001008</td>
<td>6000FFF6</td>
<td>BRA.L $001000</td>
</tr>
<tr>
<td>0000100C</td>
<td>6000FFF2</td>
<td>BRA.L $001000</td>
</tr>
</tbody>
</table>

**Figure 13** Test routine for coprocessor communication

<table>
<thead>
<tr>
<th>Label</th>
<th>ADDR</th>
<th>DATA</th>
<th>STAT</th>
<th>DSACK</th>
</tr>
</thead>
<tbody>
<tr>
<td>+0000</td>
<td>00022000</td>
<td>0900FFF6</td>
<td>CPU SPACE</td>
<td>16 BIT PORT</td>
</tr>
<tr>
<td>+0001</td>
<td>000100C</td>
<td>6000FFF2</td>
<td>SUPR PGRM READ</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0002</td>
<td>0001000</td>
<td>F23C4380</td>
<td>SUPR PGRM READ</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0003</td>
<td>0001004</td>
<td>00000007</td>
<td>SUPR PGRM READ</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0004</td>
<td>0002200A</td>
<td>43804380</td>
<td>CPU SPACE</td>
<td>16 BIT PORT</td>
</tr>
<tr>
<td>+0005</td>
<td>00022000</td>
<td>95044380</td>
<td>CPU SPACE</td>
<td>16 BIT PORT</td>
</tr>
<tr>
<td>+0006</td>
<td>00022010</td>
<td>00000007</td>
<td>CPU SPACE</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0007</td>
<td>0001008</td>
<td>6000FFF6</td>
<td>SUPR PGRM READ</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0008</td>
<td>00022000</td>
<td>0500FFF6</td>
<td>CPU SPACE</td>
<td>16 BIT PORT</td>
</tr>
<tr>
<td>+0009</td>
<td>000100C</td>
<td>6000FFF2</td>
<td>SUPR PGRM READ</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0010</td>
<td>0001000</td>
<td>F23C4380</td>
<td>SUPR PGRM READ</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0011</td>
<td>0001004</td>
<td>00000007</td>
<td>SUPR PGRM READ</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0012</td>
<td>0002200A</td>
<td>43804380</td>
<td>CPU SPACE</td>
<td>16 BIT PORT</td>
</tr>
<tr>
<td>+0013</td>
<td>00022000</td>
<td>95044380</td>
<td>CPU SPACE</td>
<td>16 BIT PORT</td>
</tr>
<tr>
<td>+0014</td>
<td>00022010</td>
<td>00000007</td>
<td>CPU SPACE</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0015</td>
<td>0001008</td>
<td>6000FFF6</td>
<td>SUPR PGRM READ</td>
<td>32 BIT PORT</td>
</tr>
</tbody>
</table>

**Figure 14** State listing for the routine to test the coprocessor communication.
The execution of the instruction begins by a supervisor program read from the address $1000 (lines +0002 and +0003 in Figure 14). Since this is an F-line instruction, the MC68020 writes to the command CIR, which has an offset $0A (line +0004) and reads the response CIR (line +0005). The response CIR contains the primitive "Evaluate Effective Address and Transfer Data" (code 9504). Then, the MC68020 writes the immediate data into the operand register which has an offset $10 (line +0006). The next read from the response CIR returns a "Null primitive" (code $0900) which shows that the MC68020 is not needed for the execution of the coprocessor instruction, so that the MC68020 can continue to execute the next instruction. The routine loops after executing the branch instruction (line +0007). As it can be seen both in the state listing and the timing waveforms, the port size returned during coprocessor accesses depends on the length of the CIR register being addressed by the MC68881. A 16-bit port size is returned for the response and command CIRs, which are 16-bit wide (lines +0004 and +0005 in Figure 14), and 32-bit port size is returned for the 32-bit wide operand register (line +0006 in Figure 14). As shown in Figure 15, the time between the assertion of coprocessor chip select signal CopE and the assertion of IDS signal was measured as 50 ns, for which the specification is 35 ns minimum.

Figure 15 Timing waveforms for the coprocessor communication test
E. Interrupt Level 4 (RS232 communication) test.

The interrupt routine used during this test is the one in Reference 1. The state listing and the timing waveforms are given in Figures 16 and 17, respectively. A level 4 interrupt is generated, when IPL2 line is driven low (X marker position in Figure 18). The MC68020 acknowledges the interrupt by setting all the function code lines high (O marker position in Figure 17). During this interrupt acknowledge cycle, the address lines A3 through A1 contain the level of the interrupt being acknowledged, and all the other address lines are driven high (line +0008 in Figure 16). Then, a four-word stack frame (Format $0) is created and the current processor context is saved onto this frame, as follows (refer to the line numbers in Figure 16):

- line +0009 : save the status register.
  (writing a word operand to 32 bit port)

- line +0011 and +0012 : save the program counter.
  (This is also an example of writing a misaligned longword to 32 bit port. Due to misalignment, the MC68020 makes two successive accesses to the stack)

- line +0017 : save the format number and vector offset.
  (writing a word operand to 32 bit port)

The address of the interrupt handler ($00040C08) is fetched from the exception vector address ($00000070) for the level 4 interrupt (line +0010), and the MC68020 enters the interrupt handler routine (line +0013). As it can be seen in the state listing, because of the instruction prefetch, the order of the processor activity does not show the actual order of the instructions executed. For example, the last program read, before the interrupt acknowledge is from the address $000E04E7 (line +0007), but the PC value saved on the stack frame is $000E04E2 (lines +0011 and +0012). This indicates that the MC68020 did not execute the instructions stored in memory locations $000E04E2 and higher, thus the instructions fetched in the lines +0003 through +0007 are only prefetched instructions which were not executed yet.
### State Listing

<table>
<thead>
<tr>
<th>Label</th>
<th>ADDR</th>
<th>DATA</th>
<th>STAT</th>
<th>DSACK</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Hex</td>
<td>Hex</td>
<td>Symbol</td>
<td>Symbol</td>
</tr>
<tr>
<td>+0003</td>
<td>000E04E3</td>
<td>71000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0004</td>
<td>000E04E4</td>
<td>4E000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0005</td>
<td>000E04E5</td>
<td>71000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0006</td>
<td>000E04E6</td>
<td>4E000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0007</td>
<td>000E04E7</td>
<td>F9000000</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0008</td>
<td>FFFFFF9</td>
<td>00000000</td>
<td>CPU SPACE</td>
<td>WAIT STATE</td>
</tr>
<tr>
<td>+0009</td>
<td>001BD54</td>
<td>20002000</td>
<td>SUPR DATA WRITE</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+000A</td>
<td>00000070</td>
<td>00040C08</td>
<td>SUPR DATA READ</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+000B</td>
<td>001BD56</td>
<td>000E000E</td>
<td>SUPR DATA WRITE</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+000C</td>
<td>001BD58</td>
<td>04E204E2</td>
<td>SUPR DATA WRITE</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+000D</td>
<td>0040C0B</td>
<td>02E204E2</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+000E</td>
<td>0040C0E</td>
<td>AFE204E2</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+000F</td>
<td>0040C0A</td>
<td>FFE204A2</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0010</td>
<td>001BD5A</td>
<td>00700070</td>
<td>SUPR DATA WRITE</td>
<td>32 BIT PORT</td>
</tr>
</tbody>
</table>

Figure 16 State listing for the interrupt level 4 test

---

### Timing Waveforms

<table>
<thead>
<tr>
<th>Markers</th>
<th>Time</th>
<th>X to Trig</th>
<th>Delay</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Off</td>
<td>0 to Trig</td>
<td>6.990 us</td>
</tr>
<tr>
<td>Accumulate</td>
<td>Off</td>
<td>Time X to 0</td>
<td>7.020 us</td>
</tr>
<tr>
<td>Time/Div</td>
<td>2.000 us</td>
<td>At X Marker</td>
<td>IPL2</td>
</tr>
</tbody>
</table>

Figure 17 Timing waveforms for interrupt level 4 operation.
F. Interrupt Level 6 (Software Abort) test.

The interrupt routine used in this test is the one in Reference 1. The state listing and timing waveforms are given in Figures 18 and 19, respectively. The interrupt is handled in the same way as the level 4 interrupt. The only difference is the level of the interrupt and the exception vector address ($00000078). The interrupt is generated by driving both IIPL2 and IIPL1 lines low, simultaneously (See Figure 19). The MC68020 does not acknowledge the interrupt, immediately. Instead, it drives the !IPEND line low and completes the current instruction execution. When the current instruction is completed, the MC68020 enters the interrupt acknowledge cycle and negates the !IPEND line (X marker position in Figure 19). Address line A18 is shown as a sample of the address bus, during this activity. It is asserted first during the interrupt acknowledge cycle and second to access the routine in the ROM.

<table>
<thead>
<tr>
<th>Label</th>
<th>ADDR &gt;</th>
<th>DATA &gt;</th>
<th>STAT &gt;</th>
<th>DSACK &gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base</td>
<td>Hex &gt;</td>
<td>Hex &gt;</td>
<td>Symbol</td>
<td>Symbol</td>
</tr>
<tr>
<td>+0000</td>
<td>00022000</td>
<td>95044380</td>
<td>CPU SPACE</td>
<td>16 BIT PORT</td>
</tr>
<tr>
<td>+0001</td>
<td>00022010</td>
<td>00000007</td>
<td>CPU SPACE</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0002</td>
<td>00001008</td>
<td>6000FF6</td>
<td>SUPR PGRM READ</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0003</td>
<td>00022000</td>
<td>0900FF6</td>
<td>CPU SPACE</td>
<td>16 BIT PORT</td>
</tr>
<tr>
<td>+0004</td>
<td>0000100C</td>
<td>6000FF2</td>
<td>SUPR PGRM READ</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0005</td>
<td>FFFFFFD</td>
<td>0000FF2</td>
<td>CPU SPACE</td>
<td>WAIT STATE</td>
</tr>
<tr>
<td>+0006</td>
<td>0001FFD4</td>
<td>20042004</td>
<td>SUPR DATA WRITE</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0007</td>
<td>00000078</td>
<td>00040CCC</td>
<td>SUPR DATA READ</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0008</td>
<td>0001FFDB</td>
<td>00000000</td>
<td>SUPR DATA WRITE</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0009</td>
<td>0001FFDB</td>
<td>10081008</td>
<td>SUPR DATA WRITE</td>
<td>32 BIT PORT</td>
</tr>
<tr>
<td>+0010</td>
<td>00040CCC</td>
<td>00001008</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0011</td>
<td>00040CCD</td>
<td>70081008</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0012</td>
<td>00040CCE</td>
<td>07081008</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0013</td>
<td>00040CCF</td>
<td>00081008</td>
<td>SUPR PGRM READ</td>
<td>8 BIT PORT</td>
</tr>
<tr>
<td>+0014</td>
<td>0001FFDA</td>
<td>00760078</td>
<td>SUPR DATA WRITE</td>
<td>32 BIT PORT</td>
</tr>
</tbody>
</table>

Figure 18 The state listing for interrupt level 6 test.
Figure 19 Timing waveforms for interrupt level 6 test.
V. CONCLUSIONS

A. The current implementation of the ECB

The ECB designed and implemented in this thesis can be used as a state-of-the-art tool for teaching and research. The ECB requires an easy-to-install firmware for initializing and handling the communication with a control device (see Reference 1). The result of this effort is a new and powerful microprocessor which is simple. In comparison with the ECB previously designed by Motorola (using M68000 microprocessor), the new design has the following advantages:

- The number of components on the board is less. (10 components - not including the components for the external I/O device interface. The Motorola ECB has 61 components).

- Availability of the coprocessor which provides a very fast computation mechanism for floating point operations. It can also be used as a tool for teaching.

- Higher clock speed (quadrupled to 16 MHz).

- Only one intelligent terminal is required to run the board. (the Motorola ECB requires two, one intelligent terminal to assemble and download user programs and one dumb terminal to run the downloaded program).

It has the following disadvantages.

- Slow rate of response to user commands. (This is due to the fact that the user commands and the result of these commands have to be passed back and forth between the board and the intelligent terminal via the 9600 baud rate RS-232 interface. This is a trade-off between the number of components/terminals and the speed. Transmission or reception of a byte takes 10.4 ms with a 9600 baud rate).
• Cache memory has not been enabled. (Disabling the cache memory allowed us to monitor the external bus activity during development of the ECB and helped troubleshoot the failures and learn the details of processor operation during implementation).

B. Future Improvements

The ECB has a provision to install TTL series 74244 and 74245 line drivers/receivers for an external I/O device (8 bit). All the pads and holes are available to install the line drivers/receivers. The connection diagram is given in Appendix G. The byte I/O feature has not been implemented and tested.
APPENDIX A: MC68020 SIGNAL DESCRIPTION

This section describes the function of each individual signal or group of signals and their utilization on the ECB.

1. Function Code Signals ( FC0 through FC2 )

- Three-state outputs.
- Identify the processor and address space of the current bus cycle, as shown in Table 2.

<table>
<thead>
<tr>
<th>FC2</th>
<th>FC1</th>
<th>FC0</th>
<th>ADDRESS SPACE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>UNDEFINED</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>USER DATA SPACE</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>USER PROGRAM SPACE</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>UNDEFINED</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>UNDEFINED</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>SUPERVISOR DATA SPACE</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>SUPERVISOR PROGRAM SPACE</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>CPU SPACE</td>
</tr>
</tbody>
</table>

- Not utilized on the ECB.

2. Address Bus Signals ( A0 through A31 )

- Three state outputs.
- Provide the address, up to 4 gigabytes, for a bus transfer in all address spaces except for CPU space in which the bus specifies CPU related information.
- On the ECB;
  A18, A17, A15 generate chip enable signals for coprocessor and memory.
  A19, A15 are used to transmit RS-232 data.
A19, A17 are used to receive RS-232 data.
A1, A0 are used to generate read/write signals for RAM.
A14 through A0 are used to address ROM.
A14 through A2 are used to address RAM.
A31 through A20 are not used.

3. Data Bus Signals (D0 through D31)

- Three state inputs/outputs.
- Provides exchange of data between MC68020 and external devices.
- On the ECB;
  - D31 through D24 are connected to ROM.
  - D31 through D0 are connected to RAM and coprocessor.

4. Transfer Size Signals (SIZ0, SIZ1)

- Three state outputs.
- Indicate the remaining number of bytes of an operand to be transferred in a bus cycle, as shown in Table 3.

<table>
<thead>
<tr>
<th>Transfer Size</th>
<th>SIZ1</th>
<th>SIZ0</th>
</tr>
</thead>
<tbody>
<tr>
<td>BYTE</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>WORD</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3 BYTE</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LONG WORD</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

- On the ECB;
  - SIZ0, SIZ1 are used to generate read/write signals for RAM.
5. **External Cycle Start (!!ECS)**

- Output
  - In case of a cache miss, indicates the start of an external bus cycle, if validated by Address Strobe (!!AS) later.
- Not utilized on the ECB.

6. **Operand Cycle Start (!!OCS)**

- Output
  - Indicates the start of an instruction prefetch or an operand transfer with the same restrictions as in !!ECS.
- Not utilized on the ECB.

7. **Read-Modify-Write Cycle (!!RMC)**

- Three state output
  - Indicates an indivisible read modify write cycle on the bus.
- Not utilized on the ECB.

8. **Address Strobe (!!AS)**

- Three state output
  - Indicates the availability of valid function code, address, size, and read/write information on the bus.
  - On the ECB;
    - Used as a synchronization pulse in the generation of DSACK0, DSACK1, and PHANTOM signals.

9. **Data Strobe (!!DS)**

- Three state output
  - In a write cycle, indicates that valid data is available on the data bus.
    - In a read cycle, signals the slave device to drive the data bus.
  - On the ECB;
    - Used to generate chip select and read/write signals for memory.
10. **Read/Write ( R/W )**

- Three state output
- High level on this output indicates a read from an external device,
  Low level indicates a write to an external device.
- On the ECB;
  Used to generate chip select, read/write and output enable signals for memory.

11. **Data Buffer Enable ( !DBEN )**

- Three state output
- Provides an enable to external data buffers.
- Not utilized on the ECB.

12. **Data Transfer and Size Acknowledge ( !DSACK0, !DSACK1 )**

- Inputs
- Indicates the port size of the external device and the completion of the data
  transfer, as shown in Table 4.

  **Table 4 DSACK codes.**

<table>
<thead>
<tr>
<th>DSACK0</th>
<th>DSACK1</th>
<th>BUS CYCLE STATUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>INSERT WAIT STATES</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>8 BIT PORT - CYCLE COMPLETED</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>16 BIT PORT - CYCLE COMPLETED</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>32 BIT PORT - CYCLE COMPLETED</td>
</tr>
</tbody>
</table>

- On the ECB;
  Indicate an 8-bit port size for ROM, 32-bit port size for RAM, and coprocessor.

13. **Cache Disable ( !CDIS )**

- Input
- Allows to enable/disable the on-chip cache memory.
- On the ECB;
  Pulled down to ground to disable the cache.
14. Interrupt Priority Level Signals ( !IPL0, !IPL1, !IPL2 )

- Inputs
- Indicate the level of the interrupt requested by an external device, as shown in Table 5.

**Table 5 Interrupt Priority and mask levels**

<table>
<thead>
<tr>
<th>LEVEL</th>
<th>TPL2</th>
<th>TPL1</th>
<th>TPL0</th>
<th>REQUESTED</th>
<th>MASK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>N/A</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>0-1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>3</td>
<td>0-2</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>4</td>
<td>0-3</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>5</td>
<td>0-4</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>6</td>
<td>0-5</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>7</td>
<td>0-7</td>
</tr>
</tbody>
</table>

- On the ECB;
  Interrupt level 4 ( !IPL2 ) is used for RS-232 communication.
  Interrupt level 6 ( !IPL2, !IPL1 ) is used for software abort.

15. Interrupt Pending ( !IPEND )

- Output
- Indicates that the active interrupt priority level is higher than the level of the interrupt mask in the status register or indicates the recognition of a non-maskable interrupt.
- Not utilized on the ECB.

16. Autovector ( !AVEC )

- Input
- When asserted, interrupt vector is generated internally during an interrupt acknowledge cycle.
- On the ECB;
  All interrupts are autovectored.
17. **Bus Request (IBR)**

- **Input**
  - Indicates that some device other than MC68020 has a request to become a bus master.
  - Not utilized on the ECB.

18. **Bus Grant (BG)**

- **Output**
  - Indicates that MC68020 will release the bus upon the completion of the current bus cycle for use by the device issuing a Bus Request.
  - Not utilized on the ECB.

19. **Bus Grant Acknowledge (IBGACK)**

- **Input**
  - Indicates that some device other than MC68020 has become a bus master.
  - Not utilized on the ECB.

20. **Reset (RESET)**

- Open drain input and output.
- When used as an input, MC68020 enters reset exception processing; when used as an output, external devices are reset, and no internal action is taken.
- On the ECB;
  - Used as an input only to reset the processor during power up or reset by the user.

21. **Halt (HALT)**

- Open drain input and output.
- When used as an input, MC68020 halts; previous bus cycle information is kept on read/write, function code, size signals and on the address bus.
  - The data bus stays in high impedance state.
  - All control signals stay inactive.
  - When used as an output, signals the external devices that MC68020 has halted.
• On the ECB;
  Asserted at the same time as the reset input, during power up or reset.

22. **Bus Error ( !BERR )**

• Input
• Indicates a problem with the current bus cycle.
• Not utilized on the ECB.

23. **Clock ( CLK )**

• TTL-compatible input
• On the ECB;
  16 MHz clock is applied to this input.
Table 6 MC68020 AC Electrical Characteristics. (Copied from Reference 2)

<table>
<thead>
<tr>
<th>Num</th>
<th>Characteristic</th>
<th>MC68020 RC12</th>
<th>MC68020 RC18</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>Clock High to Address/FC/Size/RMC Valid</td>
<td>tCHAV</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>7</td>
<td>Clock High to EOS, DCS Asserted</td>
<td>tCHEV</td>
<td>0</td>
<td>30</td>
</tr>
<tr>
<td>8</td>
<td>Clock High to Address, Data, FC, RMC, Size</td>
<td>tCHAX</td>
<td>0</td>
<td>80</td>
</tr>
<tr>
<td>9</td>
<td>Clock Low to AS, DS Asserted</td>
<td>tCLS A</td>
<td>3</td>
<td>40</td>
</tr>
<tr>
<td>10</td>
<td>AS to DS Assertion (Read) (Skew)</td>
<td>tSTA</td>
<td>-20</td>
<td>20</td>
</tr>
<tr>
<td>10A</td>
<td>AS to DS Width Asserted</td>
<td>tSFSA</td>
<td>25</td>
<td>-</td>
</tr>
<tr>
<td>11A</td>
<td>Address/FC/Size/RMC Valid to AS (and DS Asserted)</td>
<td>tAVSA</td>
<td>20</td>
<td>15</td>
</tr>
<tr>
<td>12</td>
<td>Clock Low to AS, DS Negated</td>
<td>tCLSN</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>12A</td>
<td>Clock Low to EOS, DCS Negated</td>
<td>tCLEN</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>13</td>
<td>AS, DS Negated to Address, FC, Size Invalid</td>
<td>tSEN A</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td>14</td>
<td>AS (and DS) Read Width Asserted</td>
<td>tSWA</td>
<td>120</td>
<td>-</td>
</tr>
<tr>
<td>14A</td>
<td>AS Width Asserted Write</td>
<td>tSWAW</td>
<td>50</td>
<td>-</td>
</tr>
<tr>
<td>15</td>
<td>AS, DS, DS Width Negated</td>
<td>tSN</td>
<td>50</td>
<td>-</td>
</tr>
<tr>
<td>16</td>
<td>Clock High to AS, DS, R/W, DBEN High Impedance</td>
<td>tCSZ</td>
<td>-</td>
<td>80</td>
</tr>
<tr>
<td>17A</td>
<td>AS, DS Negated to R/W High</td>
<td>tSN R N</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td>18</td>
<td>Clock High to R/W High</td>
<td>tCHRH</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>19</td>
<td>Clock High to R/W Low</td>
<td>tCHRL</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>21A</td>
<td>R/W Low to AS Asserted Real/Write</td>
<td>tRAAA</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td>22A</td>
<td>R/W Low to DS Asserted Real/Write</td>
<td>tRASA</td>
<td>80</td>
<td>-</td>
</tr>
<tr>
<td>23</td>
<td>Clock High to Data Out Valid</td>
<td>tCHDO</td>
<td>-</td>
<td>40</td>
</tr>
<tr>
<td>25B</td>
<td>DS Negated to Data Out Invalid</td>
<td>tSD N</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td>26B</td>
<td>Data Out Valid to DS Asserted Real/Write</td>
<td>tDVSA</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td>27</td>
<td>Data In Valid to Clock Low (Data Setup)</td>
<td>tDCL</td>
<td>10</td>
<td>-</td>
</tr>
<tr>
<td>27A</td>
<td>Late BERN/HALT Asserted to Clock Low Setup Time</td>
<td>tBEL C</td>
<td>25</td>
<td>-</td>
</tr>
<tr>
<td>28</td>
<td>AS, DS Negated to DSACKx, BERR, HALT, AVEC Negated</td>
<td>tSN D N</td>
<td>0</td>
<td>110</td>
</tr>
<tr>
<td>29B</td>
<td>DS Negated to Data-In Invalid (Data-In Hold Time)</td>
<td>tSND</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>31A</td>
<td>DSACKx Asserted to Data-In Valid</td>
<td>tSNA D I</td>
<td>-</td>
<td>80</td>
</tr>
<tr>
<td>31A</td>
<td>DSACKx Asserted to DSACKx Valid</td>
<td>tSADV</td>
<td>-</td>
<td>20</td>
</tr>
<tr>
<td>32</td>
<td>RESET Input Transition Time</td>
<td>tRLI D</td>
<td>-</td>
<td>2.5</td>
</tr>
<tr>
<td>33</td>
<td>Clock Low to BG Asserted</td>
<td>tC L BA</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>34</td>
<td>Clock Low to BG Negated</td>
<td>tC L B N</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>35B</td>
<td>BG Asserted to BG Asserted RMC Not Asserted</td>
<td>tBR A G A</td>
<td>1.5</td>
<td>3.5</td>
</tr>
<tr>
<td>37</td>
<td>DSACKx Asserted to BG Negated</td>
<td>tR A G N</td>
<td>1.5</td>
<td>3.5</td>
</tr>
<tr>
<td>39</td>
<td>BG Width Negated</td>
<td>tGN</td>
<td>120</td>
<td>-</td>
</tr>
<tr>
<td>39A</td>
<td>BG Width Asserted</td>
<td>tGA</td>
<td>120</td>
<td>-</td>
</tr>
<tr>
<td>40</td>
<td>Clock High to DBEN Asserted (Read)</td>
<td>tCHDA R</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>41</td>
<td>Clock Low to DBEN Negated (Read)</td>
<td>tC L D N R</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>42</td>
<td>Clock Low to DBEN Asserted (Write)</td>
<td>tC L D A W</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>43</td>
<td>Clock High to DBEN Negated (Write)</td>
<td>tC HDN W</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>44S</td>
<td>R/W Low to DBEN Asserted (Write)</td>
<td>tR D A A</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td>45S</td>
<td>DBEN Width Asserted Write</td>
<td>tDA</td>
<td>0</td>
<td>80</td>
</tr>
<tr>
<td></td>
<td>(Read/Write Width)</td>
<td>tDA</td>
<td>180</td>
<td>-</td>
</tr>
<tr>
<td>46</td>
<td>R/W Width Asserted (Write or Read)</td>
<td>tRWA</td>
<td>180</td>
<td>-</td>
</tr>
<tr>
<td>46*</td>
<td>Asynchronous Input Setup Time</td>
<td>tAIST</td>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>47A</td>
<td>Asynchronous Input Hold Time</td>
<td>tAI H T</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td>49A</td>
<td>DSACKx Asserted to BERR, HALT Asserted</td>
<td>tS A R A</td>
<td>-</td>
<td>35</td>
</tr>
<tr>
<td>53</td>
<td>Data Out Hold from Clock High</td>
<td>tDO C H</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>55</td>
<td>R/W Asserted to Data Bus Impedance Change</td>
<td>tRA D C</td>
<td>40</td>
<td>-</td>
</tr>
<tr>
<td>56</td>
<td>RESET Pulse Width (Reset Instruction)</td>
<td>tHR P W</td>
<td>512</td>
<td>-</td>
</tr>
<tr>
<td>57</td>
<td>BERR Negated to HALT Negated (Rerun)</td>
<td>tB N H N</td>
<td>0</td>
<td>-</td>
</tr>
</tbody>
</table>

35
Figure 20 MC68020 Read Cycle Timing Diagram. (Copied from Reference 2)
Figure 21 MC68020 Write Cycle Timing Diagram. (Copied from Reference 2)
APPENDIX B: MC68881 SIGNAL DESCRIPTION

This section describes the function of each individual signal and its utilization on the ECB.

1. Address Bus Signals (A0 through A4)

- Inputs.
- Are used by the main processor to access any coprocessor interface register in the CPU address space. A0 is used to configure the data bus size.
- On the ECB;
  
  A0 is connected to high in order to configure a 32 bit bus connection.

  A1 through A4 are connected to corresponding address bus pins of MC68020.

2. Data Bus Signals (D0 through D31)

- Three state inputs/outputs.
- Provides exchange of data between MC68881 and the main processor.
- On the ECB;
  
  D31 through D0 are connected to corresponding data bus pins of the MC68020.

3. Address Strobe (!AS)

- Input
- Indicates the availability of valid address, chip select and read/write signals.
- On the ECB;
  
  is directly connected to !AS pin of MC68020.
4. Size Signal (!SIZE)

- Input.
- Used in conjunction with A0 configure the data bus size as follows:

<table>
<thead>
<tr>
<th>A0</th>
<th>SIZE</th>
<th>DATA BUS SIZE</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>0</td>
<td>8 BIT</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>16 BIT</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>32 BIT</td>
</tr>
</tbody>
</table>

In Table 7 MC68881 Data Bus Size Encoding.

- On the ECB; is connected to high in order to configure a 32 bit bus connection.

5. Chip Select ( !CS )

- Input
- Enables the main processor access to the coprocessor interface registers.
- On the ECB;

is generated by the address bits A18, A17 and A15.

6. Read/Write ( R/W )

- Input
- Indicates the direction of bus activity.
  Low level: a read from MC68881.
  High level: a write to MC68881.
- On the ECB;

is directly connected to R/W output of MC68020.
7. **Data Strobe ( !DS )**

- Input
- Indicates a valid data on the data bus, during a write cycle.
- On the ECB;
  - is directly connected to !DS pin of MC68020.

8. **Data Size And Acknowledge ( !DSACK0, !DSACK1 )**

- Three state output
- Indicates the port size of the coprocessor interface and the completion of the bus cycle to the main processor.
- On the ECB;
  - are directly connected to !DSACK0 and !DSACK1 pins of MC68020.
  - They report a port size of 32 bits to the main processor.

9. **Reset ( !RESET )**

- Input.
- Initializes the floating point data registers and clears the floating point control, status and instruction address registers.
- On the ECB;
  - is connected to the same reset circuit as MC68020.

10. **Sense Device ( !SENSE )**

- Output.
- Can be utilized as an indication to the presence of MC68881.
- Not utilized on the ECB.

11. **Clock ( CLK )**

- TTL compatible input
- On the ECB;
  - MC68020 clock is applied to this input.
Table 8 MC68881 AC Electrical Characteristics. (Copied from Reference 3)

<table>
<thead>
<tr>
<th>No.</th>
<th>Characteristic</th>
<th>Symbol</th>
<th>MC68881RC12</th>
<th>MC68881RC16</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Min</td>
<td>Max</td>
<td>Min</td>
</tr>
<tr>
<td>6</td>
<td>Address Valid to AS Asserted (Note 5)</td>
<td>MAVASL</td>
<td>20</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>6a</td>
<td>Address Valid to DS Asserted (Read) (Note 5)</td>
<td>MWRSASL</td>
<td>20</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>6b</td>
<td>Address Valid to DS Asserted (Write) (Note 5)</td>
<td>MAVWDSL</td>
<td>65</td>
<td>—</td>
<td>50</td>
</tr>
<tr>
<td>7</td>
<td>AS Negated to Address Invalid (Note 6)</td>
<td>USASHAX</td>
<td>15</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>7a</td>
<td>DS Negated to Address Invalid (Note 6)</td>
<td>USDASHAX</td>
<td>15</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>8</td>
<td>CS Asserted to AS Asserted or AS Asserted to DS Ass. (Note 8)</td>
<td>USCVASL</td>
<td>0</td>
<td>—</td>
<td>0</td>
</tr>
<tr>
<td>8a</td>
<td>CS Asserted to DS Asserted or DS Asserted to DS Ass. (Read) (Note 8)</td>
<td>USCVRDSL</td>
<td>0</td>
<td>—</td>
<td>0</td>
</tr>
<tr>
<td>8b</td>
<td>CS Asserted to DS Asserted (Write)</td>
<td>USCVWDSL</td>
<td>45</td>
<td>—</td>
<td>35</td>
</tr>
<tr>
<td>9</td>
<td>AS Negated to CS Negated</td>
<td>USASHCX</td>
<td>10</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>9a</td>
<td>DS Negated to CS Negated</td>
<td>USDSHCCX</td>
<td>10</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>10</td>
<td>RW High to AS Asserted (Read)</td>
<td>USRVASL</td>
<td>20</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>10a</td>
<td>RW High to DS Asserted (Read)</td>
<td>USRVDASL</td>
<td>20</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>10b</td>
<td>RW Low to DS Asserted (Write)</td>
<td>USRLS</td>
<td>45</td>
<td>—</td>
<td>35</td>
</tr>
<tr>
<td>11</td>
<td>AS Negated to RW Low (Read) or AS Negated to RW Hi. (Write)</td>
<td>USASHFX</td>
<td>15</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>11a</td>
<td>DS Negated to RW Low (Read) or DS Negated to RW Hi. (Write)</td>
<td>USDSHFX</td>
<td>15</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>12</td>
<td>DS Width Asserted (Write)</td>
<td>USDSL</td>
<td>50</td>
<td>—</td>
<td>40</td>
</tr>
<tr>
<td>13</td>
<td>DS Width Negated</td>
<td>USDSH</td>
<td>50</td>
<td>—</td>
<td>40</td>
</tr>
<tr>
<td>13a</td>
<td>DS Negated to AS Asserted (Note 4)</td>
<td>USDSHASL</td>
<td>40</td>
<td>—</td>
<td>30</td>
</tr>
<tr>
<td>14</td>
<td>DS, DS Asserted to Data-Out Valid (Read) (Note 2)</td>
<td>UDSDLDO</td>
<td>—</td>
<td>110</td>
<td>—</td>
</tr>
<tr>
<td>15</td>
<td>DS Negated to Data-Out Invalid (Read)</td>
<td>UDSDHDO</td>
<td>0</td>
<td>—</td>
<td>0</td>
</tr>
<tr>
<td>16</td>
<td>DS Negated to Data-Out High Impedance (Read)</td>
<td>UDSDHDO</td>
<td>0</td>
<td>—</td>
<td>70</td>
</tr>
<tr>
<td>17</td>
<td>Data-In Valid to DS Asserted (Write)</td>
<td>USIDSL</td>
<td>20</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>18</td>
<td>DS Negated to Data-In Invalid (Write)</td>
<td>USDSHDI</td>
<td>20</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>19</td>
<td>START True to DSACKO and DSACK1 Asserted (Notes 2, 10)</td>
<td>USLDAL</td>
<td>—</td>
<td>70</td>
<td>—</td>
</tr>
<tr>
<td>19a</td>
<td>DSACKO Asserted to DSACK1 Asserted (Slew) (Note 7)</td>
<td>UDDADAS</td>
<td>—</td>
<td>20</td>
<td>—</td>
</tr>
<tr>
<td>20</td>
<td>DSACKO or DSACK1 Asserted to Data-Out Valid (Read)</td>
<td>UDSDLDO</td>
<td>—</td>
<td>60</td>
<td>—</td>
</tr>
<tr>
<td>21</td>
<td>START False to DSACKO and DSACK1 Negated (Note 10)</td>
<td>USHDH</td>
<td>—</td>
<td>70</td>
<td>—</td>
</tr>
<tr>
<td>22</td>
<td>START False to DSACKO and DSACK1 High Impedance (Note 10)</td>
<td>USDJAD</td>
<td>—</td>
<td>90</td>
<td>—</td>
</tr>
<tr>
<td>23</td>
<td>START True to Clock High (Synchronous Read) (Notes 3, 10)</td>
<td>UDSLCH</td>
<td>0</td>
<td>—</td>
<td>0</td>
</tr>
<tr>
<td>24</td>
<td>Clock Low to Data-Out Valid (Synchronous Read) (Note 3)</td>
<td>UCLDO</td>
<td>—</td>
<td>140</td>
<td>—</td>
</tr>
<tr>
<td>25</td>
<td>START True to Data-Out Valid (Synchronous Read) (Notes 3, 10, and 11)</td>
<td>UDDSIDO</td>
<td>1.5</td>
<td>140+</td>
<td>2.5</td>
</tr>
<tr>
<td>26</td>
<td>Clock Low to DSACKO and DSACK1 Asserted (Synchronous Read) (Note 3)</td>
<td>UCLDAL</td>
<td>—</td>
<td>100</td>
<td>—</td>
</tr>
<tr>
<td>27</td>
<td>START True to DSACKO and DSACK1 Asserted (Synchronous Read) (Notes 3, 10, and 11)</td>
<td>UDLDAL</td>
<td>1.5</td>
<td>100+</td>
<td>2.5</td>
</tr>
</tbody>
</table>

41
Figure 22 MC68881 Read Cycle Timing Diagram. (Copied from Reference 3)
Figure 23: MC68881 Write Cycle Timing Diagram (Copied from Reference 3)
This section describes the basic bus operation of MC68020.

1. Operand Transfers

Unlike the old M68000 family members, there is no restriction on the alignment of data in memory, but the instruction alignment on word boundaries is enforced in order to obtain maximum efficiency. MC68020 can transfer byte, word, and longword operands to/from 8, 16, and 32-bit data ports signalled by the data transfer and size acknowledge ( !DSACK0, !DSACK1 ) inputs. A 32-bit port uses all data lines D31 through D0. Communication with a 16-bit port is provided over D31 through D16, and with an 8-bit port over D31 through D24. It takes MC68020 one bus cycle to fetch a long word from a 32-bit port, two bus cycles from a 16-bit port and four bus cycles from an 8-bit port. The bytes of an operand of any size can be routed to any byte position of 32-bit data bus, according to the size outputs and the address lines A0 and A1. By the use of this scheme, the operand alignment restriction is eliminated. Table 9 shows how the bytes of an operand is multiplexed on the data bus.

Table 9 MC68020 External Data Bus Multiplexing.

<table>
<thead>
<tr>
<th>TRANSFER SIZE</th>
<th>SIZE</th>
<th>ADDRESS</th>
<th>OPERAND POSITION</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>S12:1 S17</td>
<td>.1 A0 D31:D24 D23:D16 D15:D8 D7-00</td>
<td></td>
</tr>
<tr>
<td>BYTE</td>
<td>0  1</td>
<td>X X</td>
<td>OP3 OP3 OP3 OP3</td>
</tr>
<tr>
<td></td>
<td>1  0</td>
<td>X 0</td>
<td>OP2 OP3 OP2 OP3</td>
</tr>
<tr>
<td></td>
<td>1  0</td>
<td>X 1</td>
<td>OP2 OP3 OP2 OP3</td>
</tr>
<tr>
<td>WORD</td>
<td>1  1</td>
<td>0 0</td>
<td>OP1 OP2 OP3 OP3</td>
</tr>
<tr>
<td></td>
<td>1  1</td>
<td>0 1</td>
<td>OP1 OP2 OP3 OP3</td>
</tr>
<tr>
<td></td>
<td>1  1</td>
<td>1 0</td>
<td>OP1 OP2 OP3 OP3</td>
</tr>
<tr>
<td></td>
<td>1  1</td>
<td>1 1</td>
<td>OP1 OP2 OP3 OP3</td>
</tr>
<tr>
<td>J O D E</td>
<td>0  0</td>
<td>0 0</td>
<td>OP0 OP1 OP2 OP3</td>
</tr>
<tr>
<td></td>
<td>0  0</td>
<td>0 1</td>
<td>OP0 OP1 OP2 OP3</td>
</tr>
<tr>
<td></td>
<td>0  0</td>
<td>1 0</td>
<td>OP0 OP1 OP2 OP3</td>
</tr>
<tr>
<td></td>
<td>0  0</td>
<td>1 1</td>
<td>OP0 OP1 OP2 OP3</td>
</tr>
</tbody>
</table>

The operand representation and size/offset encodings for external data bus multiplexing
are shown in Figure 24.

![Operand representation and size/offset encodings](image)

**Figure 24** Operand representation and size/offset encodings

The following are the examples of long word transfers to a 16-bit, and to an 8-bit data bus.

![Long word transfer to 16-bit data bus](image)

**Figure 25** Long word transfer to 16-bit data bus

![Long word transfer to 8-bit data bus](image)

**Figure 26** Long word transfer to 8-bit data bus
An address error exception occurs when an instruction fetch at an odd address is attempted, although no restriction is imposed on data alignment. The next two figures shows the misaligned longword/word transfers to 32/16 bit buses, respectively.

<table>
<thead>
<tr>
<th>BUS CYCLE</th>
<th>S1Z1</th>
<th>S1Z0</th>
<th>A2</th>
<th>A1</th>
<th>A0</th>
<th>DSACKT</th>
<th>DSACKB</th>
<th>DJ1</th>
<th>DATA BUS</th>
<th>DB</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>XXX</td>
<td>XXX</td>
<td>XXX</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0P1</td>
<td>0P2</td>
</tr>
</tbody>
</table>

Figure 27 Misaligned longword transfer to 32-bit data bus

<table>
<thead>
<tr>
<th>BUS CYCLE</th>
<th>S1Z1</th>
<th>S1Z0</th>
<th>A2</th>
<th>A1</th>
<th>A0</th>
<th>DSACKT</th>
<th>DSACKB</th>
<th>DJ1</th>
<th>DATA BUS</th>
<th>D16</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>XXX</td>
<td>XXX</td>
<td>OP2</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>OP3</td>
<td>XXX</td>
<td></td>
</tr>
</tbody>
</table>

Figure 28 Misaligned word transfer to 16-bit data bus

2. Bus Operation

- Read Cycle: Data is received from external device in accordance with the following sequence of events:

  **MC68020**  
  **External Device**

  Sets Read/Write to Read  
Puts Address onto address bus  
Drives Size outputs  
Asserts External Cycle Start/  
Operand Cycle Start  
Asserts Address Strobe  
Asserts Data Strobe  
Asserts Data Buffer Enable  

Decodes address  
Puts data onto data bus  
Asserts Data Transfer and  
Size Acknowledge  

Latches data  
Negates Data Strobe  
Negates Address Strobe  
Negates Data Buffer Enable
Removes Data from the bus
Negates Data Transfer and
Size Acknowledge

Starts new bus cycle

- Write Cycle: Data is sent to external device in accordance with the following sequence of events:

<table>
<thead>
<tr>
<th>MC68020</th>
<th>External Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sets Read/Write to Write</td>
<td>Decodes address</td>
</tr>
<tr>
<td>Drives Function Codes</td>
<td></td>
</tr>
<tr>
<td>Puts Address onto address bus</td>
<td>Latches data from data bus</td>
</tr>
<tr>
<td>Drives Size outputs</td>
<td>Asserts Data Transfer and</td>
</tr>
<tr>
<td>Asserts External Cycle Start/</td>
<td>Size Acknowledge</td>
</tr>
<tr>
<td>Operand Cycle Start</td>
<td></td>
</tr>
<tr>
<td>Asserts Address Strobe</td>
<td></td>
</tr>
<tr>
<td>Asserts Data Strobe</td>
<td></td>
</tr>
<tr>
<td>Asserts Data Buffer Enable</td>
<td></td>
</tr>
</tbody>
</table>

Starts new bus cycle

- Read-Modify-Write Cycle: During this cycle, data is read from memory, it is modified in ALU and written back to the same address. This bus cycle is indivisible, that is, MC68020 does not release the bus until the whole cycle is completed. This feature is utilized in multiprocessing by the instructions Test And Set (TAS) and Compare And Swap (CAS, CAS2). For detailed explanation, refer to Reference 2.

47
3. Interrupt Operation

MC68020 has seven interrupt levels of which level seven is the highest. The level of requested interrupt is signalled to the processor via interrupt priority level signals IPL2-IPL0. Level zero (IPL2-IPL0 = HHH) means no interrupt requested. If the level of requested interrupt is between one and six, the interrupt level is compared against the interrupt mask level in the status register. If the requested interrupt level is less than or equal to the mask level, the interrupt is ignored. Otherwise the interrupt is processed. The level seven interrupts are non-maskable; that is, they are immediately processed regardless of the interrupt mask level in the status register.

The following two rules guarantee the processing of an interrupt:

- Except for the level seven interrupt, the interrupt level should be higher than the interrupt mask level in the status register.
- IPL0 through IPL2 should stay at the requested level, until the interrupt is acknowledged by MC68020.

It is also possible that an interrupt request of a duration as short as two clock cycles can be processed. A recognized interrupt is made pending and is processed at the next instruction boundary, unless a higher level interrupt is valid. After the interrupt is made pending, the processor first determines the starting location of the interrupt handling routine pointed by the interrupt vector number. This vector number can be generated internally or can be provided by the interrupt requesting device through the data bus in the interrupt acknowledge cycle.

The following is the flowchart for Interrupt Acknowledge Sequence:

- Interrupt Acknowledge Sequence

\[\text{MC68020} \rightarrow \text{DEVICE} \]

Requests interrupt

Compares the requested interrupt level with the mask level.
Sets Read/Write output to Read
Sets Function Code to 7 (CPU Space)
Sets A1-A3 to the recognized level.
Sets Size outputs to Byte.
Asserts Address Strobe and Data Strobe

Either
Place vector number on data bus.
Asserts Data Transfer and Size Acknowledge.

48
Or
Asserts IVEC for internal generation of interrupt vector number.

Gets the interrupt vector number.
Negates Address Strobe and Data Strobe.

Negates Data Transfer and Size Acknowledge, if asserted.

Processes the interrupt.

In case of a spurious interrupt, that is, an interrupt request is recognized, but IDSACKX or IVEC signal is not asserted by the external device, then the external circuit should assert !BERR signal. This terminates the interrupt vector acquisition and causes MC68020 to fetch spurious interrupt vector and to start exception processing.

4. Breakpoint Acknowledge Cycle
This cycle is initiated by the execution of a breakpoint instruction during which MC68020 reads a word from CPU space. Upon the termination of the cycle by IDSACKX, the processor replaces the breakpoint instruction by the data read from the data bus and continue to execute that instruction. If the cycle is terminated by !BERR, then the processor continues with processing an illegal instruction exception.

5. Coprocessor Operations
MC68020 communicates with the coprocessor by performing CPU space accesses. During a CPU access, address bus contains the access information, instead of an address. The lines A16 through A19 contain 0010 to specify coprocessor operation, and the coprocessor ID number to be accessed is encoded on the lines A13 through A15. The lines A0 through A5 indicate the coprocessor interface register to be accessed. The coprocessor ID number 0 is belong to MC68020 memory management unit.

6. Bus Error Operation
MC68020 is provided with a Bus Error input which is used to terminate the current bus cycle, in case of a handshake failure. The signal for this input should be generated externally, after the maximum time period between the assertion of !AS and IDSACKX. Bus error input is also used to suspend the execution of an instruction, if an invalid memory access is detected.
MC68020 may start to process the bus error exception immediately, in case of a data space access, or may defer processing it, if the bus error occurs during an instruction prefetch. In the second case, the bus error exception will occur, when the faulted data is actually to be executed.

7. Retry Operation
If both IBERR and !HALT inputs are asserted externally, MC68020 will rerun the previous bus cycle after the negation of these two signals. There is no restriction on the type of bus cycle to be retried.

8. Halt Operation
MC68020 will stop all external bus activity when the !HALT input is asserted. The internal operation of the processor is not affected by the !HALT input. For example, a program stored in the cache memory will continue to run regardless of the !HALT input. Stepping through the processor operation one bus cycle at a time is also possible by asserting the !HALT input when the processor starts a bus cycle. As long as the !HALT input remains asserted, the current bus cycle will be completed, but the next cycle will not start. In order to step through the next bus cycle, the !HALT input should be negated and then asserted again after the bus cycle starts.

9. Double Bus Fault
Double bus fault is an address or bus error which occurs during the exception processing for an address error, bus error, or reset exception. When a double bus fault occurs, the processor halts and the !HALT line is asserted. Then the processor can only be started by an external reset.

10. Reset Operation
The reset operation is bidirectional, the processor can reset the external devices, or the external circuitry can reset the processor. In order to reset the processor, the !RESET input should be asserted at least 100 ms. Then the processor loads the interrupt stack pointer and the program counter from the long-word addresses $00000000$ and $00000004$ respectively. Trace is disabled, privileged states is set to supervisor-interrupt state by clearing/setting the relevant bits in the status register. The vector base register is set to $00000000$ and the cache is disabled by clearing the cache enable bit in the cache control register. The other registers remain unaffected.
The processor resets the external devices by executing a RESET instruction, which asserts the !RESET line for 512 clock cycles. Nothing inside the processor is affected by executing the RESET instruction.
APPENDIX D: PROCESSING STATES OF MC68020

This section describes the operation of the processor in two subsections, the privilege states and the exception processing.

1. Privilege States

MC68020 has two levels of privilege, the supervisor level and the user level. The supervisor level has a higher privilege than the user level in that the user level is not allowed to access all the program and data areas and to execute all the instructions. This separation of privileges provides security in the system.

a. Supervisor States

The $S$ bit in the status register determines the privilege level of the processor. When the $S$ bit is set, the processor runs in supervisor state and can execute all the instructions. The $M$ bit in the status register allows the separation of the supervisor stack for user and interrupt-associated tasks. This separation increases efficiency in multi-tasking environment. When the $M$ bit is set, the system stack pointer references the master stack pointer, otherwise the interrupt stack pointer is used as the system stack pointer. Referencing the system stack pointer is the only operation affected by the status of the $M$ bit. After reset, the $S$ bit is set and the $M$ bit is cleared. If the $M$ bit is already set and an interrupt occurs, then the processor saves the status of the $M$ bit and clears it to process the exception for interrupt. When processor runs in the supervisor state, the $S$ and $M$ bits can be manipulated by the instructions that modify the status register. The supervisor state is encoded as 5 (data) and 6 (program) on the function code pins. By executing the instructions RTE, MOVE to SR, ANDI to SR and EORI to SR, the processor can switch from the supervisor state to the user state.

b. User State

When the $S$ bit in the status register is set to zero, MC68020 runs in the user state in which the instructions that have an impact on the system are not allowed to execute. In the user state, the system stack pointer references the user stack pointer. The user
state is encoded as 1 (data) and 2 (program) on the function code pins. The exception processing is the only way to switch from the user state to the supervisor state.

2. Exception Processing

a. General Information

An exception can be generated internally by instructions, address errors, tracing or breakpoints; it can also be generated externally by interrupts, bus errors, reset or errors detected by coprocessor. The following are the four steps to process an exception as explained in the section "MC68020 Overview":

- Make an internal copy and set/clear the required bits of the status register for exception processing.
- Determine the exception vector.
- Save the current processor context on the active supervisor stack.
- Get the new processor context and proceed with the instruction processing.

The internal copy of the status register is saved on the exception stack frame created in order to save the current processor context. Depending on the type of the exception, MC68020 can create exception stack frames in six different formats. All of the six frames have at least four fields that contain

- Status Register
- Program Counter
- Format of the frame
- Vector Offset

Some exception stack frames have another field which contains additional processor information. This information can be 2, 6, 12 or 42 words in length. Detailed information on the exception stack frames can be found at the end of this appendix.

After saving the current content of status register, the processor is switched to the supervisor state by setting the S bit. The trace bits are cleared in order to prevent the exception handler from being hindered by tracing.
In the second step, the MC68020 determines the exception vector number. The vector number is obtained by a read from CPU space for interrupts (if the interrupt is not auto vectored). The coprocessor provides the vector number in exception primitive response, if it detects an exception. The vector numbers for all other exceptions are generated internally.

In the third step, if the exception is not reset, an exception stack frame is created on the active supervisor stack and the current processor context is saved in this frame. With the M bit set, if the exception is an interrupt, then the MC68020 clears the M bit and creates another stack frame on the interrupt stack.

In the last step, the exception vector offset is calculated by multiplying the exception vector number by four (number of bytes in a long-word). The calculated exception vector offset is then added to the contents of the vector base register (default value after reset is 00000000 Hex) to locate the exception vector address. The contents of the exception vector address is loaded into the program counter (for reset exception, the interrupt stack pointer is also loaded from the exception vector address) and the instruction at the address pointed by the program counter is fetched and the instruction execution resumes. All the exceptions are grouped and are given priorities to determine the order in which simultaneous exceptions will be handled. The exception groups and the level of priorities are as follows:

- Group 0: Priority 0 Reset

- Group 1: Priority 1 Address Error
  Priority 2 Bus Error

- Group 2: Priority 3 BKPT #n
  CALLM
  CHK
  CHK2
  cp Mid-Instruction
  cp Protocol Violation
  cp TRAPcc
  Divide-By-Zero
  RTE
  RTM
  TRAP #n
  TRAPV
b. The sources of exceptions

(1) Reset

This is the highest priority exception which initializes the system and recovers the system from a catastrophic failure. The current process can not be recovered after a reset. When an external reset signal is applied to the !RESET input, MC68020 takes the following steps:

- The status register:
  - Trace bits T0, T1 are cleared (tracing disabled).
  - S bit is set, M bit is cleared (supervisor interrupt state).
  - Interrupt mask level is set to level seven.

- The vector base register:
  - is initialized to 00000000 Hex.

- The cache control register:
  - is initialized to 00000000 Hex.

- The vector number:
  - is internally generated to point the reset exception vector at zero offset in the supervisor program space. The length of reset exception vector is two long words, the first of which holds the initial value for interrupt stack pointer and the second the initial value for the program counter.

- Program execution starts with the instruction fetched from the address pointed by the program counter.

When a RESET instruction is executed, no internal registers of MC68020 are affected, only the !RESET line is asserted for 512 clock cycle to reset the external devices. The program execution continues with the next instruction.

(2) Address Error

When an attempt is made to fetch an instruction from an odd address, then the address error exception occurs, and the bus cycle is not executed. If the occurrence of
the address error coincides with the processing of a bus error, address error or reset exception, then the processor halts.

(3) **Bus Error**

When the !BERR input is asserted by the external logic during a bus cycle, then the current bus cycle is aborted. The exception processing begins immediately if the aborted bus cycle is a data space access. The processor defers the exception processing until the prefetched instruction is actually needed, if the aborted cycle is an instruction prefetch. Depending on when the bus error occurs during a bus cycle, MC68020 creates one of two exception stack frames for the bus error. If the bus error occurs in the middle of instruction execution, then the larger stack frame (Format B Hex) is required, otherwise exception stack frame in Format A Hex is created. As in the address error, if the bus error takes place during the exception processing for an address error, bus error, reset, or RTE instruction execution, the MC68020 halts.

(4) **Instruction Trap**

The detection of an abnormal condition during instruction execution or executing some specific instructions cause a trap. The exception vector number is generated internally for all instruction traps (the TRAP #n instruction has part of the vector number in itself). The instructions that specifically generate a trap are as follows:

- **TRAP #n**: When executed, forces an exception. By using this instruction, user programs can make system calls.
- **TRAPcc, TRAPV, cpTRAPcc, CHK, CHK2**: An exception is forced by these instructions, if the user program detects a run-time error.
- **DIVS, DIVU**: If a division operation with a zero divisor is attempted, these two instructions generate a exception.

(5) **Breakpoint**

Unlike the MC68000 and MC68008, inserting an illegal instruction into the breakpoint address and looking for a fetch from an illegal instruction exception vector address is not a reliable way to determine if the breakpoint has been reached, in a MC68020 system. This is due to the allowance of multiple exception vector tables by using the vector base register. Instead, the opcodes 4848 Hex through 484F Hex are used as breakpoint instructions. By using breakpoints, MC68020 can be used in a hardware emulator, and the execution of a program in the on-chip cache memory can
be monitored by external hardware.

(6) Format Error
The MC68020 checks the format of control data, as well as the validity of the prefetched instruction. The control data checked by the processor include the option and type fields in the module descriptor for CALLM and RTM, the format of the stack for RTE and RTM, the format of the coprocessor save area for cpRESTORE. If the format check of the control data fails, then the MC68020 generates a format error exception, and creates a short format frame (Format 0 Hex). The program counter value saved on the stack frame points to the address of the instruction that detected the format error.

(7) Illegal or Unimplemented Instruction
Any word bit pattern that does not match with the bit pattern of the first word of a legal MC68020 instruction is called illegal instruction. Illegal instructions also include the MOVEC instruction, if it has an undefined register specification in the first extension word. There are two types of unimplemented instructions, A-line opcodes and F-line opcodes, where A and F correspond to the numbers that bits 15 through 12 of the opcode represent in hexadecimal form. F-line opcodes are used for coprocessor instructions. Illegal instructions and unimplemented instructions have distinct exception vectors which allows the emulation of unimplemented instructions more efficiently.

(8) Privilege Violation
An attempt to execute one of the following instructions in the user privilege state will cause an exception;

- ANDI to SR
- EORI to SR
- ORI to SR
- MOVE to SR
- MOVE from SR
- MOVE USP
- MOVEC
- MOVES
- RESET
- cpSAVE
- cpRESTORE
- STOP
- RESET
- RTE

Also it is possible that an exception will occur when the coprocessor requests a privilege check, while MC68020 is in the user state.
Both the next instruction address and the address of the instruction that caused privilege violation are saved on the exception stack frame.

(9) Tracing

By setting the trace bits in the status register, programs can be traced on instruction-by-instruction basis. The MC68020 can also trace the instructions that change the sequential flow of the program. The trace bits indicate the type of tracing as shown in Table 10:

<table>
<thead>
<tr>
<th>TI</th>
<th>IT</th>
<th>Trace Bit Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>NO TRACE</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>TRACE BRANCH</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>TRACE ALL</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>UNDEFINED</td>
</tr>
</tbody>
</table>

Tracing allows a debugger program, like the one written in Reference 1, to monitor the execution of a test program.

In no trace mode, the instructions are executed normally. When the trace bits are set to trace branch mode, the instructions that change the sequential flow of the program will be traced. These instructions include all branches, jumps, instruction traps, returns and those that affect the status register contents. If trace bits are set to trace all mode, every instruction will be traced. The exception processing for a trace starts after the completion of the traced instruction and before the execution of next instruction. For trace exception processing, MC68020 creates a stack frame in Format 2 Hex and clears the trace bits. Both the address of the next instruction and the address of the traced instruction are saved on the stack frame. If the STOP instruction begins the execution, when TI bit is set, then the stop instruction will not take effect.

(10) Interrupts

The interrupt mask level in the status register determines whether an interrupt will be processed or ignored. If the requested interrupt has a higher priority level than the interrupt mask level, then the interrupt is made pending and the processing begins at the next instruction boundary, otherwise the interrupt is ignored. The level seven
interrupt is an exception to this case, it can not be inhibited by the interrupt mask level.

During an interrupt acknowledge cycle, the level of the interrupt being acknowledged is put on the address lines A1-A3, and if the interrupt is not autovectored, the vector number is fetched from the external device. If the interrupt is autovectored, the MC68020 internally generates a vector number which corresponds to the level of the interrupt. If a bus error is detected, then the spurious interrupt vector is fetched.

(11) Return From Exception

The Return From Exception (RTE) instruction is used to return to the processor context prior to the exception, whenever it is possible. The processor examines the stack frame created for the exception in order to check the validity of the frame and to determine the type of context restoration. In case of a format or bus error during the execution of the RTE instruction, another stack frame is created above the frame which was going to be used.

c. Exception Stack Frames

Depending on the type of the exception, the MC68020 creates one of six stack frames which are described in this section.

(1) Normal Four Word Stack Frame (Format $0)

- Created by
  - Interrupts
  - Format Errors
  - TRAP #n Instructions
  - Illegal and Unimplemented Instructions
  - Privilege Violations
  - Coprocessor pre-instruction Exceptions

- The format of the frame (see Figure 29);
  
  \[ SP = \text{Status Register} \]
  \[ SP + 02 \text{ Hex} = \text{Program Counter} \]
  \[ SP + 06 \text{ Hex} = \text{Format Number (0000 Hex)} + \text{Vector Offset (12 Bits)} \]
• The program counter value (SP+02 Hex) is the address of the instruction that caused the exception or the address of the next instruction.

(2) **Throwaway Four-Word Stack Frame (Format $1)**

• Created if the supervisor state is changed to interrupt state from master state (M bit is cleared) during exception processing for an interrupt.

• The format of the frame (see Figure 30):

  SP = Status Register
  SP + 02 Hex = Program Counter
  SP + 06 Hex = Format Number (0001 Hex) + Vector Offset (12 Bits)

• The program counter value (SP+02 Hex) might be the address of the instruction that caused the exception, the address of the next instruction, or coprocessor mid-instruction stack frame.

(3) **Normal Six Word Stack Frame (Format $2)**

• Created by

  Coprocessor post-instruction exceptions
  CHK and CHK2 instructions
  cpTRAPcc, TRAPcc and TRAPV instructions
  Trace
Zero divide

- The format of the frame (see Figure 31):

  \[
  \begin{align*}
  \text{SP} & = \text{Status Register} \\
  \text{SP + 02 Hex} & = \text{Program Counter} \\
  \text{SP + 06 Hex} & = \text{Format Number (0001 Hex) + Vector Offset (12 Bits)} \\
  \text{SP + 08 Hex} & = \text{Instruction Address (32 Bits)}
  \end{align*}
  \]

  \[\text{Figure 31 Normal six-word stack frame}\]

- The program counter value (SP+02 Hex) is the address of the next instruction, or the address to be returned by RTE instruction.
- The instruction address value is the address of the instruction that caused the exception.

(4) Coprocessor Mid-instruction Exception Stack Frame (Format $9$)

- Created when

  "Take mid-instruction exception" coprocessor primitive is read while the MC68020 is processing a coprocessor instruction.

  The MC68020 detects a protocol violation during a coprocessor instruction processing.

  "Null, come again with interrupts allowed" primitive is read, and the MC68020 detects a pending interrupt.

- The format of the frame (see Figure 32):

  \[
  \begin{align*}
  \text{SP} & = \text{Status Register} \\
  \text{SP + 02 Hex} & = \text{Program Counter} \\
  \text{SP + 06 Hex} & = \text{Format Number (0010 Hex) + Vector Offset (12 Bits)} \\
  \text{SP + 08 Hex} & = \text{Instruction Address (32 Bits)} \\
  \text{SP + 0C Hex} & = \text{Internal Registers (4 Words)}
  \end{align*}
  \]
The program counter value (SP+02 Hex) is the address of the next instruction.

The instruction address value is the address of the instruction that caused the exception.

(5) *Short Bus Cycle Stack Frame (Format $A)*

- Created when
  - the MC68020 detects a bus cycle fault, and recognizes it is at an instruction boundary.

- The format of the frame (see Figure 33):

<table>
<thead>
<tr>
<th>SP</th>
<th>SP + 02 Hex</th>
<th>SP + 06 Hex</th>
<th>SP + 08 Hex</th>
<th>SP + 0A Hex</th>
<th>SP + 0C Hex</th>
<th>SP + 10 Hex</th>
<th>SP + 14 Hex</th>
<th>SP + 16 Hex</th>
<th>SP + 18 Hex</th>
<th>SP + 1C Hex</th>
<th>SP + 1E Hex</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>STATUS REGISTER</td>
<td>PROGRAM COUNTER</td>
<td>VECTOR OFFSET</td>
<td>INSTRUCTION ADDRESS</td>
<td>INTERNAL REGISTERS</td>
<td>INTERNAL REGISTER</td>
<td>SPECIAL STATUS WORD</td>
<td>INSTRUCTION PIPE STAGE C</td>
<td>INSTRUCTION PIPE STAGE B</td>
<td>DATA CYCLE FAULT ADDRESS</td>
<td>INTERNAL REGISTER</td>
</tr>
</tbody>
</table>

Figure 32 Coprocessor mid-instruction exception stack frame
The program counter value (SP+02 Hex) is the address of the next instruction.

(6) Long Bus Cycle Stack Frame (Format B Hex)

- Created when

the MC68020 detects a bus cycle fault, and recognizes it is not at an instruction boundary.

- The format of the frame (see Figure 34):

<table>
<thead>
<tr>
<th>SP</th>
<th>Status Register (Word)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SP + 02 Hex</td>
<td>Program Counter (2 Words)</td>
</tr>
<tr>
<td>SP + 06 Hex</td>
<td>Format Number (0101 Hex) + Vector Offset (12 Bits)</td>
</tr>
<tr>
<td>SP + 08 Hex</td>
<td>Internal Register (Word)</td>
</tr>
<tr>
<td>SP + 0A Hex</td>
<td>Special Status Word (Word)</td>
</tr>
<tr>
<td>SP + 0C Hex</td>
<td>Instruction Pipe Stage C (Word)</td>
</tr>
<tr>
<td>SP + 0E Hex</td>
<td>Instruction Pipe Stage B (Word)</td>
</tr>
<tr>
<td>SP + 10 Hex</td>
<td>Data Cycle Fault Address (2 Words)</td>
</tr>
<tr>
<td>SP + 14 Hex</td>
<td>Internal Registers (2 Words)</td>
</tr>
<tr>
<td>SP + 18 Hex</td>
<td>Data Output Buffer (2 Words)</td>
</tr>
<tr>
<td>SP + 1C Hex</td>
<td>Internal Registers (4 Words)</td>
</tr>
<tr>
<td>SP + 24 Hex</td>
<td>Stage B Address (2 Words)</td>
</tr>
<tr>
<td>SP + 28 Hex</td>
<td>Internal Registers (2 Words)</td>
</tr>
<tr>
<td>SP + 2C Hex</td>
<td>Data Input Buffer (2 Words)</td>
</tr>
<tr>
<td>SP + 30 Hex</td>
<td>Internal Registers (22 Words)</td>
</tr>
</tbody>
</table>
The program counter value (SP+02 Hex) is the address of the instruction that was executing when the bus cycle fault occurred (not necessarily the instruction that caused the bus error).

*d. Coprocessor-related exceptions*

These exceptions can be divided in two groups, coprocessor-detected exceptions and main processor-detected exceptions. The main difference between two groups is the point at which the exception processing starts. Due to concurrent instruction execution, the processing for many of the coprocessor-detected exceptions does not start until the main processor completes the execution of the offending instruction and attempts to execute the next instruction. The exception processing for all main processor detected exceptions and some coprocessor-detected exception starts during the execution of the offending instruction.
The Coprocessor-Detected Exceptions.

The coprocessor-detected exceptions can be either related to the communication with the main processor or to the execution of a floating-point instruction. The exception vector numbers and address offsets for coprocessor-related exceptions are as follows:

- **Vector Number**  |  **Vector Offset (Hex)** |  **Assignment**
- 7   |  1C  |  FTRAPcc instruction
- 11  |  2C  |  F-Line emulator
- 13  |  34  |  Coprocessor Protocol Violation
- 48  |  C0  |  Branch or Set on Unordred Condition
- 49  |  C4  |  Inexact Result
- 50  |  C8  |  Floating-point divide by zero
- 51  |  CC  |  Underflow
- 52  |  D0  |  Operand Error
- 53  |  D4  |  Overflow
- 54  |  D8  |  Signalling Not-A-Number

The execution of a floating-point instruction can cause one or more of eight exceptions. The exceptions caused by the instruction "move floating-point data register to an external location" are called mid-instruction exceptions. All the other instruction exceptions are pre-instruction exceptions.

- **Signalling Not-A-Number:** The data types defined by the user or non-IEEE data types cause SNAN exception. This exception is never caused as a result of an operation. The instructions that do not modify the status bits must be used in SNAN trap handler to hinder further exceptions.

- **Operand Error:** If the current operation has no mathematical interpretation for the given operands, then an operand error occurs.

- **Overflow:** When the exponent of the result is greater than or equal to the maximum value for the specified format, then overflow condition can be detected. But the exception occurs if the destination is in one of the floating-point formats. Overflows for destinations in integer or packed decimal format, are included as operand errors.

- **Underflow:** When the exponent of the result is less than or equal to the maximum value for the specified format, then overflow condition can be detected. But the exception occurs if the destination is in one of the floating-point formats. Overflows for destinations in integer or packed decimal format, are included as
operand errors.

- **Divide-By-Zero:** A division with zero divider or a transcendental function which is asymptotic with infinity will cause Divide-By Zero exception.

- **Inexact Result (INEX2):** This exception will occur, if the result of an operation, except for an operation with packed decimal operand, has a mantissa that can not be represented in the specified rounding precision or the destination precision.

- **Inexact Result (INEX1):** This exception will occur, if the result of an operation with packed decimal operand, has a mantissa that can not be represented in the specified rounding precision or the destination precision.

- **Branch/Set on Unordered:** The conditional instructions with the following IEEE non-aware branch condition predicates can cause BSUN exception.

<table>
<thead>
<tr>
<th>Predicates</th>
</tr>
</thead>
<tbody>
<tr>
<td>GT, GREATER THAN</td>
</tr>
<tr>
<td>NGE, NOT GREATER THAN</td>
</tr>
<tr>
<td>GE, GREATER THAN OR EQUAL</td>
</tr>
<tr>
<td>MGE, NOT GREATER THAN OR EQUAL</td>
</tr>
<tr>
<td>LT, LESS THAN</td>
</tr>
<tr>
<td>NLT, NOT LESS THAN</td>
</tr>
<tr>
<td>LE, LESS THAN OR EQUAL</td>
</tr>
<tr>
<td>NLE, NOT LESS THAN OR EQUAL</td>
</tr>
<tr>
<td>CL, GREATER OR LESS THAN</td>
</tr>
<tr>
<td>NCL, NOT GREATER OR LESS THAN</td>
</tr>
<tr>
<td>CLE, GREATER OR LESS OR EQUAL</td>
</tr>
<tr>
<td>MGE, NOT GREATER OR LESS OR EQUAL</td>
</tr>
<tr>
<td>SF, SIGNALLING TRUE</td>
</tr>
<tr>
<td>ST, SIGNALLING FALSE</td>
</tr>
<tr>
<td>SEQ, SIGNALLING EQUAL</td>
</tr>
<tr>
<td>SNE, SIGNALLING NOT EQUAL</td>
</tr>
</tbody>
</table>

(2) **Coprocessor Detected Protocol Violations**

A protocol violation occurs, when the command, condition, register select or operand CIR is accessed unexpectedly as follows:

- When a write to the command or condition CIR is expected, but the register select or operand CIR is accessed.
- When a read from the register select or operand CIR is expected, but a write to the command, condition or operand CIR occurs.
- When a write to the operand CIR is expected, but either a write to the command
or condition CIR or a read from the register select or operand CIR occurs. After detecting a protocol violation, the MC68881 encodes the response CIR with the take pre-instruction primitive so that the MC68020 will terminate the dialog.

Table 12 MC68020 Exception Vector Table.

<table>
<thead>
<tr>
<th>VECTOR NUMBER (DECIMAL)</th>
<th>VECTOR OFFSET (HEX)</th>
<th>VECTOR ASSIGNMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>000</td>
<td>RESET : INITIAL ISP</td>
</tr>
<tr>
<td>1</td>
<td>001</td>
<td>RESET: INITIAL PC</td>
</tr>
<tr>
<td>2</td>
<td>002</td>
<td>BUS-ERROR</td>
</tr>
<tr>
<td>3</td>
<td>00C</td>
<td>ADDRESS ERROR</td>
</tr>
<tr>
<td>4</td>
<td>010</td>
<td>ILLEGAL INSTRUCTION</td>
</tr>
<tr>
<td>5</td>
<td>014</td>
<td>ZERO DIVIDE</td>
</tr>
<tr>
<td>6</td>
<td>018</td>
<td>CHK, CHKZ INSTRUCTION</td>
</tr>
<tr>
<td>7</td>
<td>028</td>
<td>PRIVILEGE VIOLATION</td>
</tr>
<tr>
<td>8</td>
<td>02C</td>
<td>TRAP</td>
</tr>
<tr>
<td>9</td>
<td>02E</td>
<td>LINE 1816 EMULATOR</td>
</tr>
<tr>
<td>10</td>
<td>02F</td>
<td>LINE 1111 EMULATOR</td>
</tr>
<tr>
<td>11</td>
<td>030</td>
<td>UNASSIGNED</td>
</tr>
<tr>
<td>12</td>
<td>034</td>
<td>COPROCESSOR PROTOCOL VIOLATION</td>
</tr>
<tr>
<td>13</td>
<td>038</td>
<td>FORMAT ERROR</td>
</tr>
<tr>
<td>14</td>
<td>03C</td>
<td>UNINITIALIZED INTERRUPT</td>
</tr>
<tr>
<td>15</td>
<td>040</td>
<td>through</td>
</tr>
<tr>
<td>23</td>
<td>05C</td>
<td>UNASSIGNED</td>
</tr>
<tr>
<td>24</td>
<td>060</td>
<td>SPURIOUS INTERRUPT</td>
</tr>
<tr>
<td>25</td>
<td>064</td>
<td>LEVEL 1 INTERRUPT AUTOVECTOR</td>
</tr>
<tr>
<td>26</td>
<td>068</td>
<td>LEVEL 2 INTERRUPT AUTOVECTOR</td>
</tr>
<tr>
<td>27</td>
<td>06C</td>
<td>LEVEL 3 INTERRUPT AUTOVECTOR</td>
</tr>
<tr>
<td>28</td>
<td>070</td>
<td>LEVEL 4 INTERRUPT AUTOVECTOR</td>
</tr>
<tr>
<td>29</td>
<td>074</td>
<td>LEVEL 5 INTERRUPT AUTOVECTOR</td>
</tr>
<tr>
<td>30</td>
<td>078</td>
<td>LEVEL 6 INTERRUPT AUTOVECTOR</td>
</tr>
<tr>
<td>31</td>
<td>07C</td>
<td>LEVEL 7 INTERRUPT AUTOVECTOR</td>
</tr>
<tr>
<td>32</td>
<td>080</td>
<td>through</td>
</tr>
<tr>
<td>47</td>
<td>0CC</td>
<td>TRAP #9 - 15 INSTRUCTION VECTORS</td>
</tr>
<tr>
<td>48</td>
<td>0CD</td>
<td>IPEP BSUN</td>
</tr>
<tr>
<td>50</td>
<td>0CE</td>
<td>IPEP INEX</td>
</tr>
<tr>
<td>59</td>
<td>0CC</td>
<td>IPEP ZERO</td>
</tr>
<tr>
<td>51</td>
<td>0CD</td>
<td>IPEP UMFL</td>
</tr>
<tr>
<td>52</td>
<td>0CB</td>
<td>IPEP OPER</td>
</tr>
<tr>
<td>53</td>
<td>0CH</td>
<td>IPEP DFL</td>
</tr>
<tr>
<td>54</td>
<td>0DB</td>
<td>IPEP SWAH</td>
</tr>
<tr>
<td>55</td>
<td>0DC</td>
<td>UNASSIGNED</td>
</tr>
<tr>
<td>56</td>
<td>060</td>
<td>PMMU CONFIGURATION</td>
</tr>
<tr>
<td>57</td>
<td>064</td>
<td>PMMU ILLEGAL OPERATION</td>
</tr>
<tr>
<td>58</td>
<td>068</td>
<td>PMMU ACCESS LEVEL VIOLATION</td>
</tr>
<tr>
<td>59</td>
<td>06C</td>
<td>through</td>
</tr>
<tr>
<td>63</td>
<td>0FC</td>
<td>UNASSIGNED</td>
</tr>
<tr>
<td>64</td>
<td>100</td>
<td>USER_DEFINED</td>
</tr>
<tr>
<td>65</td>
<td>through</td>
<td></td>
</tr>
<tr>
<td>255</td>
<td>3FC</td>
<td>67</td>
</tr>
</tbody>
</table>
Table 13 MC68020 Extensions To M68000 Family Instructions

<table>
<thead>
<tr>
<th>INSTRUCTION EXTENSION</th>
<th>INSTRUCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bcc</td>
<td>J2 BIT DISPLACEMENT</td>
</tr>
<tr>
<td>BRxxxx</td>
<td>BIT FIELD INSTRUCTIONS</td>
</tr>
<tr>
<td>BKP1</td>
<td>NEW INSTRUCTION</td>
</tr>
<tr>
<td>BRA</td>
<td>J2 BIT DISPLACEMENT</td>
</tr>
<tr>
<td>BSR</td>
<td>J2 BIT DISPLACEMENT</td>
</tr>
<tr>
<td>CALLM</td>
<td>NEW INSTRUCTION</td>
</tr>
<tr>
<td>CAS, CAS2</td>
<td>NEW INSTRUCTION</td>
</tr>
<tr>
<td>CHK</td>
<td>J2 BIT OPERANDS</td>
</tr>
<tr>
<td>CHK2</td>
<td>NEW INSTRUCTION</td>
</tr>
<tr>
<td>CP</td>
<td>PC RELATIVE ADDRESSING MODE</td>
</tr>
<tr>
<td>cp</td>
<td>COPROCESSOR INSTRUCTIONS</td>
</tr>
<tr>
<td>DIVS/DIVU</td>
<td>J2 BIT AND 64 BIT OPERANDS</td>
</tr>
<tr>
<td>EXTR</td>
<td>8 BIT EXTEND TO 32 BITS</td>
</tr>
<tr>
<td>LINK</td>
<td>J2 BIT DISPLACEMENT</td>
</tr>
<tr>
<td>MOVEC</td>
<td>NEW CONTROL REGISTERS</td>
</tr>
<tr>
<td>MULS/WULU</td>
<td>J2 BIT OPERANDS</td>
</tr>
<tr>
<td>PACK</td>
<td>NEW INSTRUCTION</td>
</tr>
<tr>
<td>RTW</td>
<td>NEW INSTRUCTION</td>
</tr>
<tr>
<td>TST</td>
<td>PC RELATIVE ADDRESSING MODE</td>
</tr>
<tr>
<td>TRAPcc</td>
<td>NEW INSTRUCTION</td>
</tr>
<tr>
<td>UNPK</td>
<td>NEW INSTRUCTION</td>
</tr>
</tbody>
</table>

Table 14 MC68020’s Improved Features.

<table>
<thead>
<tr>
<th>FEATURE</th>
<th>IMPROVEMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATA BUS</td>
<td>8, 16 OR 32 BITS (DYNAMIC SIZING)</td>
</tr>
<tr>
<td>ADDRESS BUS</td>
<td>32 BITS</td>
</tr>
<tr>
<td>INSTRUCTION CACHE</td>
<td>128 WORDS</td>
</tr>
<tr>
<td>COPROCESSOR INTERFACE</td>
<td>IMPLEMENTED IN MICROC ode</td>
</tr>
<tr>
<td>DATA ALIGNMENT</td>
<td>ONLY INSTRUCTIONS WORD ALIGNED</td>
</tr>
<tr>
<td>CONTROL REGISTERS</td>
<td>SFC, OFC, VBR, CACR, CAAR</td>
</tr>
<tr>
<td>STACK POINTERS</td>
<td>USP, SSP (ISP and MSP)</td>
</tr>
<tr>
<td>STATUS REGISTER</td>
<td>T0/T1, S, W, I MASK, COND. CODE</td>
</tr>
<tr>
<td>ADDRESS SPACE</td>
<td>CPU SPACE + FUNCTION CODE 7</td>
</tr>
<tr>
<td>STACK FRAMES</td>
<td>$0, $9, $2, $9, $A, $B</td>
</tr>
<tr>
<td>Instruction</td>
<td>Instruction</td>
</tr>
<tr>
<td>-------------------</td>
<td>-------------------</td>
</tr>
<tr>
<td>ADCW</td>
<td>CMP</td>
</tr>
<tr>
<td>ADD</td>
<td>CMPE</td>
</tr>
<tr>
<td>ADDA</td>
<td>CMPZ</td>
</tr>
<tr>
<td>ADDI</td>
<td>CMPI</td>
</tr>
<tr>
<td>ADDQ</td>
<td>CMPI</td>
</tr>
<tr>
<td>ADDX</td>
<td>CMPB</td>
</tr>
<tr>
<td>AND</td>
<td>CMPD</td>
</tr>
<tr>
<td>ANDI</td>
<td>CMPS</td>
</tr>
<tr>
<td>ASL, ASR</td>
<td>CMPX</td>
</tr>
<tr>
<td>BCC</td>
<td>CPH</td>
</tr>
<tr>
<td>BCLR</td>
<td>CPHF</td>
</tr>
<tr>
<td>BFCNG</td>
<td>CPHS</td>
</tr>
<tr>
<td>BFCLR</td>
<td>CPHX</td>
</tr>
<tr>
<td>BFST</td>
<td>CMP</td>
</tr>
<tr>
<td>BFSTH</td>
<td>CTP</td>
</tr>
<tr>
<td>BFSTL</td>
<td>CTPF</td>
</tr>
<tr>
<td>BIS</td>
<td>CTPL</td>
</tr>
<tr>
<td>BS</td>
<td>CTPH</td>
</tr>
<tr>
<td>BSR</td>
<td>CTPT</td>
</tr>
<tr>
<td>BST</td>
<td>CTPZ</td>
</tr>
<tr>
<td>CALL</td>
<td>CTPE</td>
</tr>
<tr>
<td>CALLW</td>
<td>CTPR</td>
</tr>
<tr>
<td>CAS</td>
<td>CTPU</td>
</tr>
<tr>
<td>CAS2</td>
<td>CTPT</td>
</tr>
<tr>
<td>CMM</td>
<td>CTPY</td>
</tr>
<tr>
<td>CHK</td>
<td>CTPX</td>
</tr>
<tr>
<td>CHK2</td>
<td>CTPZ</td>
</tr>
<tr>
<td>CLR</td>
<td>CX</td>
</tr>
<tr>
<td>CMP</td>
<td>CXR</td>
</tr>
<tr>
<td>CMPA</td>
<td>CXRCP</td>
</tr>
<tr>
<td>CMPF</td>
<td>CXRES</td>
</tr>
<tr>
<td>CMPS</td>
<td>CXSAV</td>
</tr>
<tr>
<td>CMPX</td>
<td>CXSEP</td>
</tr>
<tr>
<td>CMPY</td>
<td>CXTRAP</td>
</tr>
</tbody>
</table>

Table 15 MC68020 Instruction Set.
APPENDIX E: MC68881 REGISTERS AND DATA TYPES

I. MC68881 REGISTERS

The programming model of the MC68881 contains four groups of registers.

A. Floating Point Data Registers (FP0-FP7)

The eight 80-bit floating point data registers are used to store external operands in extended precision format. All external operands are converted to extended precision numbers, regardless of their data format, before they are stored in the floating point data registers. The higher order 16 bits are not used in the extended precision data format.

- The bit field descriptions for extended precision data format:

  0 through 51 : Fraction
  52 through 62 : Biased Exponent
  63          : Sign
  64 through 79 : Not used

B. Floating Point Control Register (FPCR)

This 32-bit register is used to enable/disable traps for floating point exceptions and to set rounding mode (Figure 35). The high-order 16 bits are reserved for future use. The low-order 16 bits contain exception enable byte and mode control byte. The user can read from and write to the control register (with high-order word zero for future compatibility).

![Figure 35 Floating Point Control Register](image-url)
1. Exception Enable Byte

The exception enable byte contain eight enable bits for each class of floating point exceptions as follows (see Figure 36):

- Exception enable byte bit description:

    Bit 15 : BSUN (Branch/Set on Unordered)
    Bit 14 : SNAN (Signalling Not A Number)
    Bit 13 : OPERR (Operand Error)
    Bit 12 : OVFL (Overflow)
    Bit 11 : UNFL (Underflow)
    Bit 10 : DZ (Divide by Zero)
    Bit 9 : INEX2 (Inexact Operation)
    Bit 8 : INEX1 (Inexact Decimal Input)

![Figure 36 FPCR Exception Enable Byte]

The bit numbers in Figure 36 refer to the bit numbers of low-order word of the control register. The status of any bit position determines whether the corresponding exception will be processed or not. To ensure that the exception will be processed, the bit positions for this exception in both the control and status register should be set. The enable byte in the control register should be set before an exception occurs. Setting any enable bit in the control register after an exception occurs does not have any effect in processing the exception, regardless of the corresponding bit value in the status register. The following exceptions can be caused simultaneously by executing a single instruction.

- SNAN and INEX1
- OPERR and INEX2
- OPERR and INEX1
- OVFL and INEX2 and/or INEX1
- UNFL and INEX2 and/or INEX1

In case of multiple exceptions, only the higher priority exception will be processed and the other(s) will be ignored. The bit position of an exception determines its priority, BSUN (Bit 15) has the highest priority.
2. Mode Control Byte

This byte controls the rounding mode and precision. If all the bits are zero then IEEE default is selected.

Bits 7 and 6 determine the rounding precision as follows:

- Bit 7 Bit 6  | Precision
  0 0              | Extended (round to 64 bits)
  0 1              | Single (round to 24 bits)
  1 0              | Double (round to 53 bits)
  1 1              | Undefined

Bits 5 and 4 determine the rounding mode as follows:

- Bit 5 Bit 4  | Mode
  0 0            | To nearest
  0 1            | Toward zero
  1 0            | Toward minus infinity
  1 1            | Toward plus infinity

Figure 37 FPCR Mode Control byte

The bit numbers in Figure 37 refer to the bit numbers in the control register. The low order nibble of the mode control byte is always zero.

C. Floating Point Status Register (FPSR)

This 32-bit register contains condition code byte, accrued condition code byte, exception status byte and quotient byte (Figure 38). The user can read from and write to the status register.

Figure 38 FPCR Status Register

72
In the following, the bit numbers refer to the bit numbers in the status register.

1. **Condition Code Byte**

All floating-point arithmetic instructions affect the four bits contained in the status register (see Figure 39). The bits 31 through 28 are reserved and not used. They should be set to zero. The bits 27 through 24 are encoded as follows:

- **Condition Code Byte**
  - Bit 27: N (Negative)
  - Bit 26: Z (Zero)
  - Bit 25: I (Infinity)
  - Bit 24: NAN (Not A Number or Unordered)

![Figure 39 FPSR Condition Code byte](image)

2. **Quotient Byte**

The sign and the seven least significant bits of the quotient (unsigned) after an FMOD or FREM instruction are stored in the quotient byte (Figure 40).

- **Quotient Byte**
  - Bit 23: S (Sign)
  - Bits 22 through 16: Q (Quotient)

![Figure 40 FPSR Quotient byte](image)

The quotient byte remains unaffected until another FMOD or FREM instruction overwrites the byte or it is cleared by the user.
3. Exception Status Byte

Each bit position in the exception status byte indicates the occurrence of a floating-point exception, during the last arithmetic or move instruction (Figure 41). This byte is cleared before executing an instruction that can generate a floating point exception, except for FMOVEM and FMOVE control register instructions. Setting a bit in the exception status byte by a user write does not cause an exception.

- Exception status byte bit description:
  - Bit 15: BSUN (Branch/Set on Unordered)
  - Bit 14: SNAN (Signalling Not A Number)
  - Bit 13: OPERR (Operand Error)
  - Bit 12: OVFL (Overflow)
  - Bit 11: UNFL (Underflow)
  - Bit 10: DZ (Divide by Zero)
  - Bit 9: INEX2 (Inexact Operation)
  - Bit 8: INEX1 (Inexact Decimal Input)

![Figure 41 FPSR Exception Status byte](image)

4. Accrued Exception Byte

This byte contains five exception status bits that are logical combinations of the bits in the exception status byte (Figure 42). Unlike the exception status byte, this byte is not cleared before every instruction that can generate an exception. It is cleared either by the user via a write operation to the status register or by the MC68881 via a reset/null state size restore operation.

- Accrued exception byte bit description:
  - Bit 7: IOP (Invalid Operation)
  - Bit 6: OVFL (Overflow)
  - Bit 5: UNFL (Underflow)
  - Bit 4: DZ (Divide by Zero)
  - Bit 3: INEX (Inexact)
Bits 0 through 2 are not used and should be set to zero. The logical combination of the bits are as follows:

\[
\begin{align*}
A(IOP) &= A(IOP) + E(BSUN) + E(SNAN) + E(OPERR) \\
A(OVFL) &= A(OVFL) + E(OVFL) \\
A(UNFL) &= A(UNFL) + (E(UNFL) \cdot E(INEX2)) \\
A(DZ) &= A(DZ) + E(DZ) \\
A(INEX) &= A(INEX) + E(INEX1) + E(INEX2) + E(OVFL)
\end{align*}
\]

where \( A(\cdot) \) = Accrued Exception Byte
\( E(\cdot) \) = Exception Status Byte
"+" = Logical OR
"\cdot" = Logical AND.

D. Floating Point Instruction Address Register (FPIAR)

This 32-bit address register is loaded with the address of the floating-point instruction before it is executed. This is due to the non-sequential instruction execution by the MC68020 and MC68881, in which the program counter value saved by the MC68020 in response to a floating-point exception trap may not correspond to the offending instruction. The content of instruction address register can be used by floating-point exception handler to locate the instruction that caused the exception. The instructions that do not modify FPIAR can be used in the exception handler to read the FPIAR without changing the old value. These instructions are FMOVE to/from FPCR, FPSR, FPIAR and FMOVEM. The FPIAR is cleared by a reset or null state size restore operation.

II. MC68881 DATA FORMATS AND TYPES

The MC68881 supports the following data formats:

- Byte Integer ( 8 bits )
- Word Integer (16 bits)
- Long Word Integer (32 bits)
- Single Precision Real (32 bits)
- Double Precision Real (64 bits)
- Extended Precision Real (96 bits)
- Packed Decimal Real (96 bits)

The integer data formats are straightforward and they are not described in this section.

The bit field descriptions for floating data formats are as follows (see Figures 43 through 46):

1. **Single Real (32 bits)**
   - Bit Fields:
     - Bit 31: Sign of Fraction
     - Bits 23 through 30: Exponent
     - Bits 0 through 22: Fraction

2. **Double Real (64 bits)**
   - Bit Fields:
     - Bit 63: Sign of Fraction
     - Bits 52 through 62: Exponent
     - Bits 0 through 51: Fraction
3. Extended Real (96 bits)

- Bit Fields:
  - Bit 95: Sign of Mantissa
  - Bits 81 through 94: Exponent
  - Bits 64 through 80: Not used (all zeros)
  - Bits 0 through 63: Mantissa

![Figure 45 Extended Real data format]

4. Packed Decimal Real (96 bits)

- Bit Fields:
  - Bit 95: Sign of Mantissa
  - Bit 94: Sign of Exponent
  - Bits 93 through 92: Used only for infinity and NaNs, zero otherwise
  - Bits 81 through 91: Exponent
  - Bits 64 through 80: Zero (if no overflow in BIN to DEC conversion)
  - Bits 0 through 63: Mantissa

![Figure 46 Packed Decimal Real data format]

The single, double and extended precision floating-point data formats can represent five floating-point data types which have three parts: Sign of mantissa, Exponent and Mantissa.
• Normalized Numbers (Figure 47)

Sign of Mantissa : 0 or 1
Exponent : Greater Than MINIMUM, Less Than MAXIMUM
Mantissa : Any bit pattern

Figure 47 Normalized Number format

• Denormalized Numbers (Figure 48)

Sign of Mantissa : 0 or 1
Exponent : 0
Mantissa : Any non-zero bit pattern

Figure 48 Denormalized Number Format

• Zeros (Figure 49)

Sign of Mantissa : 0 or 1
Exponent : 0
Mantissa : 0

Figure 49 Zero format
• Infinities (Figure 50)
  
  Sign of Mantissa: 0 or 1
  Exponent: MAXIMUM
  Mantissa: 0

  ![Figure 50 Infinity format](image)

• Not-A-Number (Figure 51)
  
  Sign of Mantissa: 0 or 1
  Exponent: MAXIMUM
  Mantissa: 0

  ![Figure 51 Not-A-Number format](image)
APPENDIX F: MC68881 COPROCESSOR INTERFACE

A. SIGNAL CONNECTION AND COPROCESSOR ACCESS

The MC68881 is connected to the main processor via 32-bit data bus, as shown in the Figure 52. The pins A0 and SIZE are both pulled-up to Vcc in order to configure 32-bit data bus connection. All the other signals, except for the chip select, are directly connected to the corresponding pins of the main processor. The chip select signal (ICS) is generated from A18, A17 and A15 by the external logic given in Appendix G.

![Figure 52 MC68020/MC68881 32 bit data bus connection](image)

For coprocessor access, the address lines A0 through A4 and A13 through A19 are encoded as follows (see Figure 53):

- A0 through A4 : Indicate the Coprocessor Interface Register to be accessed
- A13 through A15 : Indicate the ID number of the coprocessor to be accessed
- A16 through A19 : Indicate that CPU space transaction is coprocessor communications. (0010)

![Figure 53 CPU space encoding for coprocessor access.](image)
B. COPROCESSOR INTERFACE REGISTERS

The main processor communicates with the MC68881 via a group of coprocessor interface registers which are either 16-bit or 32-bit long. The 16-bit interface registers are placed on the high order word of 32-bit data bus (D31-D16) by asserting IDSACK1 and negating IDSACK0, regardless of the value of A1. Figure 54 gives a list of coprocessor interface registers with their address offsets, widths and read/write attributes. Write access to a read-only register is ignored, whereas read access to a write-only register returns all ones. The registers Operation Word (Offset 08 Hex) and Operand Address (Offset 1C Hex) are not used by the MC68881.

![Figure 54 Coprocessor Interface Register map](image)

**a. Response CIR ($00)**

The response CIR is used to transfer service requests from the MC68881 to the main processor. The MC68881 does not start instruction execution until the main processor reads the Response CIR for the first time after a write to the Command CIR.
b. Control CIR ($02)

The control CIR is used by the main processor to issue an instruction abort or an exception acknowledge to the MC68881. The high order 14 bits of the Control CIR are not used. Although bits 0 and 1 are defined as abort and exception acknowledge, respectively, it has the same effect on the MC68881 to set bit 0 or bit 1. After a write to the Control CIR, the MC68881 takes the following steps:

- Terminates the instruction execution.
- Clears pending exceptions, if any.
- Resets the bus interface and gets ready to begin new instruction protocol.

c. Save CIR ($04)

The main processor uses the Save CIR to issue a context save command to the MC68881 and to read the format word of the MC68881 state frame. A read from this register suspends the operation currently being executed by the MC68881 and initiates a state save operation. If the current operation is a state save or state restore, then it will not be suspended by a read from the Save CIR.

d. Restore CIR ($06)

The Restore CIR is used by the main processor to transfer a context restore command to the MC68881 and to validate the format word of a state frame. After a write to this register, the MC68881 stops executing any operation and prepares to load new internal state context from memory.

e. Operation Word CIR ($08)

This register is not used by the MC68881. A write to this register is ignored and it does not cause a protocol violation.
f. Command CIR ($0A)

The communication for executing a general coprocessor instruction (cpGEN) is initiated by a write to the Command CIR by the main processor. When a write to this register is detected, the MC68881 latches the data from the data bus, and, if not busy executing a previous instruction, the response CIR is encoded with the first primitive of the dialog for the execution of the new instruction. Otherwise, the latched data is saved for future use and the response CIR is encoded with the null primitive.

g. Condition CIR ($0E)

The use of this register is the same as the Command CIR, except that the Condition CIR is for conditional coprocessor instructions. The value of the conditional evaluation is returned to the main processor with the first primitive of the dialog.

h. Operand CIR ($10)

The 32-bit Operand CIR is used to transfer data between the main processor and the MC68881. An access to the Operand register by MC68881 is legal after reading the following primitives:

- Evaluate effective address and transfer data
- Transfer multiple coprocessor registers
- Transfer single main processor register

and after a read/write of idle or busy format word from/to the save/restore CIR. An access to this register in other cases causes a protocol violation.

i. Register Select CIR ($14)

The Register Select CIR is read by the main processor to get the register mask during a move multiple floating-point data register operation. An access to this register is legal only just after issuing a transfer multiple coprocessor registers primitive to the main processor. An access at any other time causes a protocol violation. Only low-order eight bits of this register are used.
j. Instruction Address CIR ($18)

The main processor uses this 32-bit register to transfer the address of the MC68881 instruction already being executed when the PC bit of any primitive is set. An access to the Instruction Address CIR at any time does not cause a protocol violation. FPIAR register is updated, whenever a write to the Instruction Address CIR occurs. A read from this register returns all ones.

k. Operand Address CIR ($1C)

This register is not used by the MC68881 and an access to this register does not cause a protocol violation. Reads from this register always return all ones and writes are ignored.

C. COPROCESSOR COMMUNICATION AND RESPONSE PRIMITIVES

1. Coprocessor Communication

The length of MC68881 instructions vary between one to eight words. The first two words are called operation word and coprocessor command word. The words after the coprocessor command word specify the operands. Bits 12 through 15 in the operation word are always one, which specify F-line operation code. Bits 9 through 11 indicate the coprocessor ID. The low order byte of the operation word is encoded according to the type of the instruction.

The MC68020 and MC68881 follow the communication protocol, given below, during the execution of a floating-point instruction:

- The MC68020 detects an F-line operation word and initiates the communication by writing to the appropriate coprocessor interface register (or by a read for MC68881 save instruction).

- The MC68881 gives a response to the previous write operation by writing, what is called a primitive, to the response CIR. The MC68020 then reads the response CIR and proceeds in accordance with one of the following indications by the response primitive:

  The MC68881 is busy: Process any pending interrupt, query the MC68881 again.
There is an exception condition and MC68020 is instructed to take an exception:

- Acknowledge the exception and initiate the processing.

The MC68881 requests service:
- Perform the service requested by the MC68881 such as:
  - Evaluate the effective address.
  - Transfer data between effective address and the MC68881.
  - Query MC68881 after performing the service.

The execution of the coprocessor instruction can start and MC68020 is released:
- Begin the execution of the next instruction.
- If in trace mode, take the trace exception after coprocessor instruction is processed.

2. Response Primitives.

The response primitive is the data read from the coprocessor interface response CIR. There are 18 response primitives defined by the MC68000 family coprocessor interface. The MC68881 uses six of these primitives. The response primitives are 16-bit words and have the following general format:

- Bit 15 (CA): Come Again; if set, the MC68020 should return to read the response CIR again, after performing the service requested by MC68881.
- Bit 14 (PC): Program Counter; if set, the MC68020 should immediately pass the current PC value to the instruction address CIR.
- Bit 13 (DR): Direction; if set, it indicates a main processor read, otherwise indicates a main processor write.
- Bits 0 through 12: Contains data dependent on the individual primitive.

The following are the six primitives used by the MC68881:

- **Null Primitive**

  The null primitive provides synchronization and concurrent execution with the main processor. Only five bits are used to encode the null response, the remaining bits, except for bit 11, are all zeros (Figure 55):
• Bit 15 (CA): Come Again; as explained above.
• Bit 14 (PC): Program Counter; as explained above.
• Bit 8 (IA): Interrupt Acknowledge; when set, the main processor may process any pending interrupt, otherwise interrupts are ignored.
• Bit 1 (PF): Indicates the status of the MC68881; when set, the MC68881 is idle. It is cleared if the MC68881 is executing an instruction.
• Bit 0 (TF): Indicates the result of a conditional evaluation.

![Figure 55 Null Format](image)

**b. Evaluate Effective Address and Transfer Data**

The MC68881 uses this primitive to request the transfer of data between its data or control registers and an external location, which can be either a memory location or a register of the main processor. The bits 13 through 15 are DR, PC and CA bits as explained in the general format. The bit 12 is set to one, and bit 11 to zero (Figure 56).

- Bits 8 through 10 specifies one of the following addressing modes:

  - 000: Control Alterable
  - 001: Data Alterable
  - 010: Memory Alterable
  - 011: Alterable
  - 100: Control
  - 101: Data
  - 110: Memory
  - 111: Any Effective Address

If the class of effective address in the operation word does not match the specified class, then the main processor should write an abort command to the control CIR.

![Figure 56 Evaluate Effective Address and Transfer Data format](image)
c. Transfer Single Main Processor Register

The MC68881 requests the transfer of one main processor register by using this primitive. The MC68020 writes a long word to the operand CIR in response to this primitive. The CA, PC and DR bits have the same functions as explained above. Bits 0 through 2 indicate the register number to be transferred, and bit 3 (D/A) specifies whether it is a data (D/A=0) or address (D/A=1) register. Bits 10 and 11 are set to one; all the other bits are zeros (Figure 57).

![Figure 57 Transfer Single Main Processor Register format](image)

d. Transfer Multiple Coprocessor Register

The MC68881 uses this primitive to request the transfer of multiple floating-point registers to or from memory. Bits 13 through 15 are DR, PC and CA bits. Bits 0 through 7 indicate the size, in bytes, of the registers to be transferred. The MC68881 registers are always 12 bytes long. Bit 8 is set to one and all the other bits are zeros (Figure 58).

![Figure 58 Transfer Multiple Coprocessor Register format](image)

e. Take Pre-Instruction Exception

This primitive is used in the following cases:
• When an arithmetic or conditional instruction is initiated, and there is a pending exception from a previously executed concurrent instruction.
• When an illegal command word is written to the command CIR, or a protocol violation occurs.
• When a conditional instruction which utilizes one of the IEEE non-aware conditional predicates is executed, and the NAN bit in FPSR is one.

The CA and DR bits are zero. The PC bit is zero, when the execution of a new instruction is preempted by the exception. The PC bit is one, when the exception is generated by an illegal command word or when the exception is reported during a conditional instruction execution. The bits 0 through 7 indicates the type of the exception which is used by the main processor to calculate the address of the exception handler. The bits 8 and 9 are zero, and all the other bits are set to one (Figure 59).

![Figure 59 Take Pre-instruction Exception format](image1)

*f. Take Mid-Instruction Exception*

The MC68881 uses this primitive, if an exception occurs during the execution of FMOVE FPm, <ea> instruction. In the format of this primitive, the CA, PC and DR bits are set to zero. Bits 0 through 7 contain the vector number which identifies the type of exception. Bit 9 is zero, and all the other bits are ones (Figure 60).

![Figure 60 Take Mid-instruction Exception format](image2)
APPENDIX G: DESIGN OF THE ECB

A. Memory Mapping

The memory is divided into three segments:

- First segment: $00000 - $1FFFF
- Second segment: $20000 - $3FFFF
- Third segment: $40000 - $7FFFF

There are two memory mapping schemes which differ from each other in how the segments are accessed. The first scheme is defaulted after reset or power-up. The only way to switch from the first scheme to the second is to make a coprocessor access. An external reset should be applied in order to switch back to the first scheme.

The memory map in scheme 1 is shown in Table 16.

<table>
<thead>
<tr>
<th>ADDRESS RANGE</th>
<th>READ</th>
<th>WRITE</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEGMENT 1</td>
<td>ROM</td>
<td>RAW</td>
</tr>
<tr>
<td>SEGMENT 2</td>
<td>COP</td>
<td>COP</td>
</tr>
<tr>
<td>SEGMENT 3</td>
<td>ROM</td>
<td></td>
</tr>
</tbody>
</table>

In scheme 1, both ROM and RAM are mapped to Segment 1. RAM is accessed for writing only and all reads are from ROM. Segment 2 can be accessed for both writing and reading. ROM can also be accessed in the higher addresses. The primary area for ROM is Segment 3. The ROM in the low addresses can be thought as an image of the ROM in the high addresses. This image is created and removed by the signal, called
PHANTOM. Mapping the ROM to Segment 1 allows to access the initialization routines after reset or power-up.

The memory map in scheme 2 is given in Table 17.

<table>
<thead>
<tr>
<th>Scheme 2</th>
<th>ADDRESS RANGE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>SEGMENT 1</td>
<td>$00000 - $1FFFF</td>
<td>RAM</td>
</tr>
<tr>
<td>SEGMENT 2</td>
<td>$20000 - $3FFFF</td>
<td>COP</td>
</tr>
<tr>
<td>SEGMENT 3</td>
<td>$40000 - $7FFFF</td>
<td>ROM</td>
</tr>
</tbody>
</table>

In the second scheme, the image of ROM is removed from Segment 1. RAM can be accessed for both reading and writing. This is the condition in normal operation of the ECB.

B. Programmable Array Logic circuit PAL B

Figure 61 shows how the chip select and other control signals are generated for the memory mapping schemes. All the signals are the outputs of the PAL B (PAL16L8). This PAL has been programmed by ABEL software. Appendix H includes the programming files of the PAL B.
C. Programmable Array Logic Circuit PAL A

The PAL A generates the signals required for interfacing the MC68020 with memory and RS-232 port.

1. The PHANTOM Signal

The PHANTOM signal is used to create and remove an image of the ROM in Segment 1. During power-up or reset, asserting the !RESET line sets the PHANTOM output high. This output remains high after the !RESET input is negated, until a

Figure 61 Generation of the memory mapping signals
coprocessor access occurs, i.e., the !CopE input is asserted. It is the responsibility of initialization routine to assert the !CopE input by making an access to Segment 2. (see Reference 1). The !CopE input is synchronized with the IAS signal.

![Figure 62 PHANTOM signal generation.](image)

2. RS232 Transmit/Receive Circuit

The !INTERRUPT output, which is connected to the !IPL2 input of the MC68020, indicates that data is being received on RS-232 line. The !INTERRUPT output is not asserted, unless the address lines A19 and A17 are set high, even if there is an incoming data on RS-232 line. It is the responsibility of the communication routine to monitor the RS-232 line by setting the address lines A19 and A17. (see Reference 1 ).
The IRS232OUT output is used to transmit data on RS-232 line, by asserting and negating the address lines A19 and A15 under software control. (See Reference 1.)

Figure 63 RS232 Transmit/Receive Circuit

3. Data Size And Transfer Acknowledge Signals

The DSACK signals return 8-bit port size for the ROM, and 32-bit port size for the RAM. A vic access to the coprocessor does not cause the DSACK signals to be asserted, as the MC68881 provides its own port size. If the ROM is accessed, only the DSACK0 output is asserted to return an 8-bit port size. The outputs W0, W1 and W2 are used to provide a delay of eight clock cycles, before asserting the DSACK0, when the ROM is accessed. This is because the ROM chip has a longer delay (150 ns for AMD 27C256 chip) than the RAM chips (55 ns for Motorola 6164 chip). Both DSACK signals are asserted, without any forced delay, when the RAM is accessed.
Figure 64 DSACK Signal Generation.
D. Reset Circuit

The reset circuit was built around the Motorola's undervoltage-sensing IC, the MC34064. The output of the circuit is driven low for more than 100 ms, during power-up or when the reset button is pressed, and provides an external reset signal for both the MC68020 and MC68881.

E. Software Abort Circuit

The circuit for software abort consists of all passive components, as shown in the following figure. When the switch S1 is pressed, IPL2, IPL1 and AVEC lines are held low for a period of approximately 5 microsecond, which generates an autovectored level 6 interrupt.
F. I/O Interface for External Devices

All the pads and holes have been provided to install TTL series line drivers 74245 (bidirectional for 8-bit data) and 74244/74241 (unidirectional for address and control lines). The connections for external I/O interface are given in Figure 67. This interface has not been implemented and tested in this thesis. It is left as a future improvement.
Figure 67 I/O interface for external devices

The complete circuit diagram and two layer PCB layout are given in figures 68 and 69, respectively. The I/O interface for external devices are not included in the circuit diagram.
Figure 68 ECB Circuit Diagram.
Figure 69 ECB Two Layer PCB Layout
APPENDIX H: PAL A PROGRAMMING FILES

A. PAL A LISTING FILE

0001 module pala;
0002 ";
0003 PAL_A DEVICE 'P16R4';
0004 CLK,COPE,RESET,A19,A17,A15,AS,RSIN PIN 1,7,2,3,5,9,6,4
0005 RAM OE,PHAN,RSOUT,INT PIN 8,11,17,18,19
0006 W0,W1,W2,DSACK0,DSACK1 PIN 16,15,14,13,12
0007 CK,X,Z = .C.,X.,Z.
0008 S0 = #B000;
0009 S1 = #B001;
0010 S2 = #B010;
0011 S3 = #B011;
0012 S4 = #B100;
0013 S5 = #B101;
0014 S6 = #B110;
0015 S7 = #B111;
0016 I
0017 I
0018 I
0019 I
0020 I
0021 I
0022 I
0023 I
0024 I
0025 I
0026 I
0027 I
0028 I
0029 I
0030 I
0031 I
0032 I
0033 I
0034 I
0035 I
0036 I
0037 I
0038 I
0039 I
0040 I
0041 I
0042 I
0043 I
0044 I
0045 I
0046 I
0047 I
0048 I
0049 I
0050 I
0051 I
0052 I
0053 I
0054 I
0055 I
0056 I
0057 I
0058 I
0059 I
0060  [CK,0,0,1,1,1]  \rightarrow  [1];
0061  [CK,0,0,1,1,1]  \rightarrow  [1];
0062  [CK,0,0,1,0,1]  \rightarrow  [1];
0063  [CK,0,0,1,0,1]  \rightarrow  [1];
0064  [CK,0,0,1,0,1]  \rightarrow  [1];
0065  [CK,0,0,0,0,1]  \rightarrow  [0];
0066  [CK,0,0,1,0,0]  \rightarrow  [1];
0067  [CK,0,0,1,1,1]  \rightarrow  [1];
0068  [CK,0,0,1,1,1]  \rightarrow  [1];
0069  [CK,0,0,0,1,1]  \rightarrow  [0];
0070  [CK,0,0,1,0,0]  \rightarrow  [0];
0071  [CK,0,0,1,1,0]  \rightarrow  [0];
0072  [CK,0,0,1,1,0]  \rightarrow  [0];
0073  [CK,0,0,1,0,0]  \rightarrow  [1];
0074  [CK,0,0,1,0,1]  \rightarrow  [1];
0075  [CK,0,0,1,1,0]  \rightarrow  [1];
0076  [CK,0,0,1,1,0]  \rightarrow  [1];
0077  [CK,0,0,1,0,1]  \rightarrow  [1];
0078  [CK,0,0,1,0,1]  \rightarrow  [1];
0079  [CK,0,0,1,1,1]  \rightarrow  [1];
0080  [CK,0,0,1,1,1]  \rightarrow  [1];
0081  [CK,0,0,1,1,1]  \rightarrow  [1];
0082  [CK,0,0,1,1,1]  \rightarrow  [1];
0083  [CK,0,0,1,1,1]  \rightarrow  [1];
0084  [CK,0,0,1,1,1]  \rightarrow  [1];
0085  [CK,0,0,1,1,1]  \rightarrow  [1];
0086  [CK,0,0,1,1,1]  \rightarrow  [1];
0087  [CK,0,0,1,1,1]  \rightarrow  [1];
0088  [CK,0,0,1,1,1]  \rightarrow  [1];
0089  [CK,0,0,1,1,1]  \rightarrow  [1];
0090  [CK,0,0,1,1,1]  \rightarrow  [1];
0091  [CK,0,0,1,1,1]  \rightarrow  [1];
0092  [CK,0,0,1,1,1]  \rightarrow  [1];
0093  [CK,0,0,1,1,1]  \rightarrow  [1];
0094  [CK,0,0,1,1,1]  \rightarrow  [1];
0095  [CK,0,0,1,1,1]  \rightarrow  [1];
0096  [CK,0,0,1,1,1]  \rightarrow  [1];
0097  [CK,0,0,1,1,1]  \rightarrow  [1];
0098  [CK,0,0,1,1,1]  \rightarrow  [1];
0099  [CK,0,0,1,1,1]  \rightarrow  [1];
0100  [CK,0,0,1,1,1]  \rightarrow  [1];
0101  [CK,0,0,1,1,1]  \rightarrow  [1];
0102  [CK,0,0,1,1,1]  \rightarrow  [1];
0103  [CK,0,0,1,1,1]  \rightarrow  [1];
0104  [CK,0,0,1,1,1]  \rightarrow  [1];
0105  [T]EST_\_\_VE\_CTORS  ([A19, A15]  \rightarrow  [RSOUT])
0106  [0,0]  \rightarrow  [1];
0107  [0,1]  \rightarrow  [1];
0108  [1,0]  \rightarrow  [1];
0109  [1,1]  \rightarrow  [0];
0110
0111  [T]EST_\_\_VECTORS  ([A19, A17, RSIN]  \rightarrow  [INT])
0112  [0,0,0]  \rightarrow  [1];
0113  [0,0,1]  \rightarrow  [1];
0114  [0,1,0]  \rightarrow  [1];
0115  [0,1,1]  \rightarrow  [1];
0116  [1,0,0]  \rightarrow  [1];
0117  [1,0,1]  \rightarrow  [1];
0118  [1,1,0]  \rightarrow  [0];
0119  [1,1,1]  \rightarrow  [1];
0120
0121  [T]EST_\_\_VECTORS  ([A9, W0,W1,W2,RAMCE,COPE]  \rightarrow  [DSACK])
0122  [0,0,0,0,0,0]  \rightarrow  [0];
0123  [0,1,0,0,0,X]  \rightarrow  [0];
0124  [1,X,X,X,X]  \rightarrow  [1];
0125  [1,X,X,X,X]  \rightarrow  [1];
0126  [X,X,X,X,X]  \rightarrow  [1];
0127
0128
101
0129  TEST_VECTORS ( [AS, A15, COPE, RAMCE] -> [DSACK1] )
0130  [0,0,0,0]  ->  [0] ;
0131  [0,0,1,1]  ->  [1] ;
0132  [0,1,0,0]  ->  [0] ;
0133  [0,1,1,0]  ->  [1] ;
0134  [0,1,1,1]  ->  [1] ;
0135  [1,0,0,0]  ->  [0] ;
0136  [1,0,1,1]  ->  [0] ;
0137  [1,1,0,0]  ->  [1] ;
0138  [1,1,0,1]  ->  [1] ;
0139  [1,1,1,0]  ->  [1] ;
0140  [1,1,1,1]  ->  [1] ;
0141  [1,0,1,0]  ->  [1] ;
0142  [1,0,1,1]  ->  [1] ;
0143  [1,0,0,1]  ->  [1] ;
0144  [1,1,0,0]  ->  [1] ;
0145  [1,1,0,1]  ->  [1] ;
0146  [1,1,1,0]  ->  [1] ;
0147  [1,1,1,1]  ->  [1] ;
0148  EQUATIONS
0149  RSOUT = ! (A19 & A15) ;
0150  INT = ! (A19 & A17 & IRSIN) ;
0151  DSACK0 = AS # (RAMCE & (! W0 # W1 # W2)) # COPE ;
0152  DSACK1 = (IAS & Iramce) # (IAS & ICOPE & A15) ;
0153  IPHAN := (! (COPE # AS)) # (RESET & IPHAN) ;
0154  IW2 := AS # (W0 & IW1 & IW2) # (IW0 & IW1 & IW2) # (W1 & IW2) ;
0155  IW1 := AS # (IW0 & IW1) # (W0 & IW1) ;
0156  IW0 := AS # (W0 & W1) # (W0 & W2) ;
0157  end main
Symbol list for Module palal

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A15</td>
<td>9</td>
<td>pos, com</td>
</tr>
<tr>
<td>A17</td>
<td>5</td>
<td>pos, com</td>
</tr>
<tr>
<td>A19</td>
<td>3</td>
<td>pos, com</td>
</tr>
<tr>
<td>AS</td>
<td>6</td>
<td>pos, com</td>
</tr>
<tr>
<td>CK</td>
<td>(C)</td>
<td></td>
</tr>
<tr>
<td>CLK</td>
<td>1</td>
<td>pos, com</td>
</tr>
<tr>
<td>COPE</td>
<td>7</td>
<td>pos, com</td>
</tr>
<tr>
<td>DSACK0</td>
<td>13</td>
<td>neg, com</td>
</tr>
<tr>
<td>DSACK1</td>
<td>12</td>
<td>neg, com</td>
</tr>
<tr>
<td>INT</td>
<td>19</td>
<td>neg, com</td>
</tr>
<tr>
<td>OE</td>
<td>11</td>
<td>pos, com</td>
</tr>
<tr>
<td>PAL_A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PHAN</td>
<td>17</td>
<td>neg, reg, D</td>
</tr>
<tr>
<td>RAMCE</td>
<td>8</td>
<td>pos, com</td>
</tr>
<tr>
<td>RESET</td>
<td>2</td>
<td>pos, com</td>
</tr>
<tr>
<td>RSIN</td>
<td>4</td>
<td>pos, com</td>
</tr>
<tr>
<td>RSOUT</td>
<td>18</td>
<td>neg, com</td>
</tr>
<tr>
<td>S0</td>
<td></td>
<td>(0)</td>
</tr>
<tr>
<td>S1</td>
<td></td>
<td>(1)</td>
</tr>
<tr>
<td>S2</td>
<td></td>
<td>(2)</td>
</tr>
<tr>
<td>S3</td>
<td></td>
<td>(3)</td>
</tr>
<tr>
<td>S4</td>
<td></td>
<td>(4)</td>
</tr>
<tr>
<td>S5</td>
<td></td>
<td>(5)</td>
</tr>
<tr>
<td>S6</td>
<td></td>
<td>(6)</td>
</tr>
<tr>
<td>S7</td>
<td></td>
<td>(7)</td>
</tr>
<tr>
<td>W0</td>
<td>16</td>
<td>neg, reg, D</td>
</tr>
<tr>
<td>W1</td>
<td>15</td>
<td>neg, reg, D</td>
</tr>
<tr>
<td>W2</td>
<td>14</td>
<td>neg, reg, D</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>(X)</td>
</tr>
<tr>
<td>Z</td>
<td></td>
<td>(Z)</td>
</tr>
<tr>
<td>PHAN_QN</td>
<td></td>
<td></td>
</tr>
<tr>
<td>_W0_QN</td>
<td></td>
<td>Node 24 pos, com</td>
</tr>
<tr>
<td>_W1_QN</td>
<td></td>
<td>Node 22 pos, com</td>
</tr>
<tr>
<td>_W2_QN</td>
<td></td>
<td>Node 21 pos, com</td>
</tr>
<tr>
<td>palal</td>
<td></td>
<td>Module Name</td>
</tr>
</tbody>
</table>
Device PAL_A

- Reduced Equations:

  RSOUT = I(A15 & A19);
  INT = I(A17 & A19 & IRSIN);
  DSACK0 = I(IAS & COPE & W0 & IW1 & IW2 # IAS & COPE & IRAMCE);
  DSACK1 = I(A15 & IAS & ICOPE # IAS & IRAMCE);
  PHAN := I(IPHAN & RESET # IAS & ICOPE);
  W2 := I(W1 & IW2 # IW0 & IW1 & W2 # W0 & IW1 & IW2 # AS);
  W1 := I(W0 & IW1 # IW0 & W1 # AS);
  W0 := I(W0 & W2 # W0 & W1 # AS);
Chip diagram for Module pala1

Device PAL_A

P16R4

--- \ / ------
| | 20 | Vcc |
| CLK | 1 |
| | 19 | INT |
| RESET | 2 |
| | 18 | RSOUT |
| A19 | 3 |
| | 17 | PHAN |
| RSIN | 4 |
| | 16 | W0 |
| A17 | 5 |
| | 15 | W1 |
| AS | 6 |
| | 14 | W2 |
| COPE | 7 |
| | 13 | DSACK0 |
| RAMCE | 8 |
| | 12 | DSACK1 |
| A15 | 9 |
| | 11 | OE |
| GND | 10 |

105
Fuse Map for Module palA1

Device PAL_A

<table>
<thead>
<tr>
<th>0</th>
<th>10</th>
<th>20</th>
<th>30</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>256:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>288:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>512:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>544:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>768:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>800:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>832:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1024:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1056:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1088:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1280:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1312:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1344:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1376:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1536:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1568:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1600:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1792:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1824:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1856:</td>
<td>---X---X---X---</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Device PAL_A

Device Type: P16R4
Terms Used: 22 out of 64

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Name</th>
<th>Used</th>
<th>Max</th>
<th>Term Type</th>
<th>Pin Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CLK</td>
<td>-1</td>
<td>-1</td>
<td>Clock</td>
<td>Input</td>
</tr>
<tr>
<td>2</td>
<td>RESET</td>
<td>-1</td>
<td>-1</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>A19</td>
<td>-1</td>
<td>-1</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>RSIN</td>
<td>-1</td>
<td>-1</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>A17</td>
<td>-1</td>
<td>-1</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>AS</td>
<td>-1</td>
<td>-1</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>COPE</td>
<td>-1</td>
<td>-1</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>RAMCE</td>
<td>-1</td>
<td>-1</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>A15</td>
<td>-1</td>
<td>-1</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td>-1</td>
<td>-1</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>OE</td>
<td>-1</td>
<td>-1</td>
<td>Enable</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>DSACK1</td>
<td>-1</td>
<td>1</td>
<td>Normal</td>
<td>I/O</td>
</tr>
<tr>
<td>13</td>
<td>DSACK0</td>
<td>2</td>
<td>7</td>
<td>Normal</td>
<td>I/O</td>
</tr>
<tr>
<td>14</td>
<td>W2</td>
<td>4</td>
<td>8</td>
<td>Normal</td>
<td>Output</td>
</tr>
<tr>
<td>15</td>
<td>W1</td>
<td>3</td>
<td>8</td>
<td>Normal</td>
<td>Output</td>
</tr>
<tr>
<td>16</td>
<td>W0</td>
<td>3</td>
<td>8</td>
<td>Normal</td>
<td>Output</td>
</tr>
<tr>
<td>17</td>
<td>PHAN</td>
<td>2</td>
<td>8</td>
<td>Normal</td>
<td>Output</td>
</tr>
<tr>
<td>18</td>
<td>INT</td>
<td>1</td>
<td>7</td>
<td>Normal</td>
<td>I/O</td>
</tr>
<tr>
<td>19</td>
<td>INTOUT</td>
<td>1</td>
<td>7</td>
<td>Normal</td>
<td>I/O</td>
</tr>
<tr>
<td>20</td>
<td>Vcc</td>
<td>-1</td>
<td>-1</td>
<td>-1</td>
<td>VCC</td>
</tr>
<tr>
<td>21</td>
<td>W2_QN</td>
<td>-1</td>
<td>-1</td>
<td>-1</td>
<td>Input (node)</td>
</tr>
<tr>
<td>22</td>
<td>W1_QN</td>
<td>-1</td>
<td>-1</td>
<td>-1</td>
<td>Input (node)</td>
</tr>
<tr>
<td>23</td>
<td>W0_QN</td>
<td>-1</td>
<td>-1</td>
<td>-1</td>
<td>Input (node)</td>
</tr>
<tr>
<td>24</td>
<td>PHAN_QN</td>
<td>-1</td>
<td>-1</td>
<td>-1</td>
<td>Input (node)</td>
</tr>
</tbody>
</table>
Device **PAL_A**

1 [C-- -01] *---* *---* *---* *---* \[HLLL*---*\]
2 [C-- -01] *---* *---* *---* *---* \[HHHH*---*\]
3 [C-- -01] *---* *---* *---* *---* \[HHHH*---*\]
4 [C-- -01] *---* *---* *---* *---* \[HLLL*---*\]
5 [C-- -01] *---* *---* *---* *---* \[HLLL*---*\]
6 [C-- -01] *---* *---* *---* *---* \[HLLL*---*\]
7 [C-- -01] *---* *---* *---* *---* \[HLLL*---*\]
8 [C-- -01] *---* *---* *---* *---* \[HLLL*---*\]
9 [C-- -01] *---* *---* *---* *---* \[HLLL*---*\]
10 [C-- -01] *---* *---* *---* *---* \[HLLL*---*\]
11 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
12 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
13 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
14 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
15 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
16 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
17 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
18 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
19 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
20 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
21 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
22 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
23 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
24 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
25 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
26 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
27 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
28 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
29 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
30 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
31 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
32 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
33 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
34 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
35 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
36 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
37 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
38 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
39 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
40 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
41 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
42 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
43 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
44 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
45 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
46 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
47 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
48 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
49 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
50 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
51 [C-- -00] *---* *---* *---* *---* \[HLLL*---*\]
Test Vectors for Module palal

Device PAL_A

104 [---- 101 0----] -> [---- ----H----]:
105 [---- 110 0----] -> [---- ----H----]:
106 [---- 111 0----] -> [---- ----H----]:
107 [---- 100 1----] -> [---- ----H----]:
108 [---- 101 1----] -> [---- ----H----]:
109 [---- 110 1----] -> [---- ----H----]:
110 [---- 111 1----] -> [---- ----H----]:

end of module palal
APPENDIX I : PAL B PROGRAMMING FILES

A. PAL B LISTING FILE

0001 IMODULe_palb;
0002 IFLAG "F";
0003 I
0004 I MONOLITHIC MEMORIES INC. PAL 16L8A-4 FAMILY/PINOUT CODE : 22/17
0005 I NATIONAL SEMICONDUCTOR PAL 16L8A2 FAMILY/PINOUT CODE: 95/17
0006 I
0007 I PAL_B DEVICE 'P16L8';
0008 I RW,DS,SI,SO,A0,A1,P,A18,A17,GND PIN 1,2,3,4,5,6,7,8,9,10 ;
0009 I A15,ROMCE,RAM1W,RAM2W,RAM3W,RAMCE PIN 11,12,13,14,15,16 ;
0010 I RAM4W,COPE,RA MOE,VCC PIN 17,18,19,20 ;
0011 I H.L.X = 1,0,X.
0012 I
0013 I
0014 I EQUATIONS
0015 I IRAMCE = (IRW & P & IDS) # (IA18 & IA17 & IP & IDS);
0016 I IRAM1W = (IA18 & IA17 & IRW & IA1 & IO & IDS);
0017 I IRAM2W = (IA18 & IA17 & IRW & IA1 & SO & IDS);
0018 I # (IA18 & IA17 & IRW & IA1 & A0 & IDS);
0019 I # (IA18 & IA17 & IRW & IA1 & S1 & IDS);
0020 I # (IA18 & IA17 & IRW & IA1 & SO & IDS);
0021 I IRAM3W = (IA18 & IA17 & IRW & A1 & IA0 & IDS);
0022 I IRAM4W = (IA18 & IA17 & IRW & S0 & S1 & A0 & IDS);
0023 I IRAMCE = (IA17 & RW & P & IDS) # (A18 & RW & IP & IDS);
0024 I IRAMOE = (IA18 & IA17 & RW & IP);
0025 I !COPE = (IA18 & IA17 & IA15);
0026 I !SEMIVALVE ( [A18,A17,A15,RW,P,A0,A0,S1,S0,DS] ->
0027 I [RAMCE,RAM1W,RAM2W,RAM3W,RAM4W,ROMCE,RA MOE,COPE])
0028 I
0029 I "RAMCE
0032 I "RAM1W
0035 I "RAM2W
0038 I "RAM3W
0041 I "RAM4W
0044 I "ROMCE
0064 | RAMOE
0066 | COPE
0068 |
0069 |
0070 |
0071 | end

112
B. PAL B DOCUMENT FILE

Reduced Equations:

RAMCE = !(IDS & P & IRW # !A17 & !A18 & IDS & IP);
RAM1W = !(IA0 & !A1 & !A17 & !A18 & IDS & IRW);
# !A1 & !A17 & !A18 & IDS & IRW & IS0
# !A1 & !A17 & !A18 & IDS & IRW & SI);
# A0 & !A1 & !A17 & !A18 & IDS & IRW & IS0 & IS1
# !A1 & !A17 & !A18 & IDS & IRW & IS0 & SI);
RAM4W = !(A0 & A1 & !A17 & !A18 & IDS & IRW
# A1 & !A17 & !A18 & IDS & IRW & S1
# !A17 & !A18 & IDS & IRW & IS0 & IS1
# A0 & !A17 & !A18 & IDS & IRW & S0 & S1);

ROMCE = !(A17 & IDS & P & RW # A18 & IDS & IP & RW);
RAMOE = !(A17 & !A18 & IP & RW);
COPE = !(A15 & !A17 & !A18);

Page 1
05-May-89 11:11 AM
Fuse Map for Module palb

Device PAL_B

<table>
<thead>
<tr>
<th></th>
<th>10</th>
<th>20</th>
<th>30</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>32:</td>
<td>X</td>
<td>-----</td>
<td>X--X--X</td>
</tr>
<tr>
<td>64:</td>
<td>XX</td>
<td>XX</td>
<td>XXXXX</td>
</tr>
<tr>
<td>96:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>128:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>160:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>192:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>224:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>256:</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>288:</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>320:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>352:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>384:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>416:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>448:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>480:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>512:</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>544:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>576:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>608:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>640:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>672:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>704:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>736:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>768:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>800:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>832:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>864:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>896:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>928:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>960:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>992:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>1024:</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>1056:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>1088:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>1120:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>1152:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>1184:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>1216:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>1248:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>1280:</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>1312:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>1344:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>1376:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>1408:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>1440:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>1472:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>1504:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
<tr>
<td>1536:</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>1568:</td>
<td>X-X-X</td>
<td>X-X-X</td>
<td>X--X--X</td>
</tr>
<tr>
<td>1600:</td>
<td>XX</td>
<td>XX</td>
<td>XX</td>
</tr>
</tbody>
</table>
Device PAL_B

1632: XIX*IXIIIIX XIXIXIXIXII XIXIXIXIXII XX
1664: XIX*IXIIIIX XIXIXIXIXII XIXIXIXIXII XX
1696: XIX*IXIIIIX XIXIXIXIXII XIXIXIXIXII XX
1728: XIX*IXIIIIX XIXIXIXIXII XIXIXIXIXII XX
1760: XIX*IXIIIIX XIXIXIXIXII XIXIXIXIXII XX
1792: -X--- X---X -
1824: -XX--- -X---X -
1856: -XX--- -X---X -
1888: XIX*IXIIIIX XIXIXIXIXII XIXIXIXIXII XX
1920: XIX*IXIIIIX XIXIXIXIXII XIXIXIXIXII XX
1952: XIX*IXIIIIX XIXIXIXIXII XIXIXIXIXII XX
1984: XIX*IXIIIIX XIXIXIXIXII XIXIXIXIXII XX
2016: XIX*IXIIIIX XIXIXIXIXII XIXIXIXIXII XX
Device PAL_B

Device Type: P16L8

Terms Used: 26 out of 64

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Name</th>
<th>Used</th>
<th>Max</th>
<th>Term Type</th>
<th>Pin Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>IRW</td>
<td>0</td>
<td>1</td>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>2</td>
<td>DS</td>
<td>0</td>
<td>1</td>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>3</td>
<td>S1</td>
<td>0</td>
<td>1</td>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>4</td>
<td>S0</td>
<td>0</td>
<td>1</td>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>5</td>
<td>A0</td>
<td>0</td>
<td>1</td>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>6</td>
<td>A1</td>
<td>0</td>
<td>1</td>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>7</td>
<td>P</td>
<td>0</td>
<td>1</td>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>8</td>
<td>A18</td>
<td>0</td>
<td>1</td>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>9</td>
<td>A17</td>
<td>0</td>
<td>1</td>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td>0</td>
<td>1</td>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>11</td>
<td>A15</td>
<td>0</td>
<td>1</td>
<td>Input</td>
<td>Input</td>
</tr>
<tr>
<td>12</td>
<td>ROMCE</td>
<td>2</td>
<td>7</td>
<td>Normal</td>
<td>Output</td>
</tr>
<tr>
<td>13</td>
<td>RAM1W</td>
<td>1</td>
<td>7</td>
<td>Normal</td>
<td>I/O</td>
</tr>
<tr>
<td>14</td>
<td>RAM2W</td>
<td>3</td>
<td>7</td>
<td>Normal</td>
<td>I/O</td>
</tr>
<tr>
<td>15</td>
<td>RAM3W</td>
<td>4</td>
<td>7</td>
<td>Normal</td>
<td>I/O</td>
</tr>
<tr>
<td>16</td>
<td>RAMCE</td>
<td>2</td>
<td>7</td>
<td>Normal</td>
<td>I/O</td>
</tr>
<tr>
<td>17</td>
<td>RAM4W</td>
<td>4</td>
<td>7</td>
<td>Normal</td>
<td>I/O</td>
</tr>
<tr>
<td>18</td>
<td>COPE</td>
<td>1</td>
<td>7</td>
<td>Normal</td>
<td>I/O</td>
</tr>
<tr>
<td>19</td>
<td>RAMOE</td>
<td>1</td>
<td>7</td>
<td>Normal</td>
<td>I/O</td>
</tr>
<tr>
<td>20</td>
<td>VCC</td>
<td>0</td>
<td>1</td>
<td>Output</td>
<td>VCC</td>
</tr>
</tbody>
</table>

end of module palb
LIST OF REFERENCES


<table>
<thead>
<tr>
<th>No.</th>
<th>Distribution List</th>
<th>Copies</th>
</tr>
</thead>
</table>
| 1.  | Defense Technical Information Center  
      Cameron Station  
      Alexandria, Virginia 22304-6145                                              | 2      |
| 2.  | Library, Code 0142  
      Naval Postgraduate School  
      Monterey, California 93943-5002                                             | 2      |
| 3.  | Chairman Code 62  
      Department of Electrical and Computer Engineering  
      Naval Postgraduate School  
      Monterey, California 93943-5000                                             | 1      |
| 4.  | Prof. Gerald J. Lipovski  
      Department of Electrical and Computer Engineering  
      The University of Texas  
      Austin, Texas 78712                                                          | 1      |
| 5.  | Prof. Jon T. Butler, Code 62BU  
      Department of Electrical and Computer Engineering  
      Naval Postgraduate School  
      Monterey, California 93943-5000                                             | 1      |
| 6.  | Prof. C. Yang, Code 62YA  
      Department of Electrical and Computer Engineering  
      Naval Postgraduate School  
      Monterey, California 93943-5000                                             | 1      |
| 7.  | Prof. Frederic Terman, Code 62TZ  
      Department of Electrical and Computer Engineering  
      Naval Postgraduate School  
      Monterey, California 93943-5000                                             | 1      |
| 8.  | Hava Kuvvetleri Komutanligi  
      Harekat Egitim Daire Baskanligi  
      Bakanliklar - Ankara / TURKEY                                               | 1      |
9. 3. HIBM K.liği
   Fabrika Mudurlugu
   Etimesgut - Ankara / TURKEY

10. Yavuz TUGCU
    Asagi Eglence Mercimek Sokak
    41/20 Elik - Ankara / TURKEY

11. Mustafa Yavuz UZUNSOKAKLI
    Sancaktepe Mahallesi
    4/5 Sokak, No:1 Daire:4
    Bagcilar - Bakirkoy
    Istanbul / TURKEY

12. M. Kadri HEKIMOGLU
    SMC 2455 NPS
    Monterey, California 93943