**REPORT DOCUMENTATION PAGE**

<table>
<thead>
<tr>
<th>1. REPORT NUMBER</th>
<th>2. GOVT ACCESSION NO.</th>
<th>3. RECIPIENT'S CATALOG NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>AFIT/CI/NR 88- 41</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>4. TITLE (and Subtitle)</th>
<th>5. TYPE OF REPORT &amp; PERIOD COVERED</th>
</tr>
</thead>
<tbody>
<tr>
<td>DESIGN METHODS FOR OPTIMIZING EFFICIENCY OF THE SERIES RESONANT CONVERTER OPERATING ABOVE RESONANCE</td>
<td>MS THESIS</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>7. AUTHOR(s)</th>
<th>8. CONTRACT OR GRANT NUMBER(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>FRANCIS ALOYSIUS FAHY</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>9. PERFORMING ORGANIZATION NAME AND ADDRESS</th>
<th>10. PROGRAM ELEMENT, PROJECT, TASK AREA &amp; WORK UNIT NUMBERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>AFIT STUDENT AT: UNIVERSITY OF WASHINGTON</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>11. CONTROLLING OFFICE NAME AND ADDRESS</th>
<th>12. REPORT DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1988</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>13. NUMBER OF PAGES</th>
<th>14. MONITORING AGENCY NAME &amp; ADDRESS</th>
<th>15. SECURITY CLASS. (of this report)</th>
</tr>
</thead>
<tbody>
<tr>
<td>54</td>
<td>AFIT/NR</td>
<td>UNCLASSIFIED</td>
</tr>
<tr>
<td></td>
<td>Wright-Patterson AFB OH 45433-6583</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>16. DISTRIBUTION STATEMENT (of this Report)</th>
<th>17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DISTRIBUTED UNLIMITED: APPROVED FOR PUBLIC RELEASE</td>
<td>SAME AS REPORT</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>18. SUPPLEMENTARY NOTES</th>
<th>19. KEY WORDS (Continue on reverse side if necessary and identify by block number)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Approved for Public Release: IAW AFR 190-1</td>
<td></td>
</tr>
<tr>
<td>LYNN E. WOLAYER</td>
<td></td>
</tr>
<tr>
<td>Dean for Research and Professional Development</td>
<td></td>
</tr>
<tr>
<td>Air Force Institute of Technology</td>
<td></td>
</tr>
<tr>
<td>Wright-Patterson AFB OH 45433-6583</td>
<td></td>
</tr>
</tbody>
</table>

| 20. ABSTRACT (Continue on reverse side if necessary and identify by block number) |
| ATTACHED |

**DD FORM 1473 EDITION OF 1 NOV 85 IS OBSOLETE**
Abstract

DESIGN METHODS FOR OPTIMIZING EFFICIENCY OF THE SERIES RESONANT CONVERTER OPERATING ABOVE RESONANCE

by Francis Aloysius Fahy
Capt, USAF

A thesis submitted in partial fulfillment of the requirements for the degree of

Master of Science

University of Washington

1988

Chairperson of the Supervisory Committee:
Professor Thomas H. Sloane
Department of Electrical Engineering

Design methods for optimizing efficiency of the series resonant converter (SRC) operating above resonance are presented. Included in the power loss analysis is the development of expressions for individual component power losses as a function of the transformer turn ratio n, the circuit characteristic impedance $R_0$, and other design variables. Results of the operating efficiency are graphically represented as a function of n and $R_0$ for a hypothetical SRC circuit with 100W output power and 50KHz switching frequency with discussion of results following.

(52 pages)
DESIGN METHODS FOR OPTIMIZING EFFICIENCY
OF THE SERIES RESONANT CONVERTER
OPERATING ABOVE RESONANCE

by

FRANCIS ALOYSIUS FAHY

A thesis submitted in partial fulfillment
of the requirements for the degree of

Master of Science
in
Electrical Engineering
University of Washington
1988

Approved by

(Chairperson of Supervisory Committee)

Program Authorized
to Offer Degree

Electrical Engineering

Date 25 JANUARY 1988
Master's Thesis

In presenting this thesis in partial fulfillment of the requirements for a Master’s degree at the University of Washington, I agree that the Library shall make its copies freely available for inspection. I further agree that extensive copying of this thesis is allowable only for scholarly purposes, consistent with "fair use" as prescribed in the U.S. Copyright Law. Any other reproduction for any purposes or by any means shall not be allowed without my written permission.

Signature____________________

Date_________________________
University of Washington

Abstract

DESIGN METHODS FOR OPTIMIZING EFFICIENCY OF THE SERIES RESONANT CONVERTER OPERATING ABOVE RESONANCE

by Francis Aloysius Fahy

Chairperson of the Supervisory Committee:
Professor Thomas H. Sloane
Department of Electrical Engineering

Designs method for optimizing efficiency of the series resonant converter (SRC) operating above resonance are presented. Included in the power loss analysis is the development of expressions for individual component power losses as a function of the transformer turn ratio n, the circuit characteristic impedance $R_0$, and other design variables. Results of the operating efficiency are graphically represented as a function of n and $R_0$ for a hypothetical SRC with 100W output power and 50KHz switching frequency with discussion of results following.
TABLE OF CONTENTS

List of Figures iii
List of Tables iv

Chapter 1: Introduction 1
Chapter 2: Above-Resonance Converter Operation 4
Chapter 3: Design Variables and Analysis Method 18
Chapter 4: Component Loss Expressions 22
  Switching Transistor Losses 22
  Anti-Parallel Diode Losses 27
  Rectifying Bridge Diode Losses 29
  Series Inductor Losses 30
  Series Capacitor Losses 35
Chapter 5: Design Method Results and Evaluation 38
  Analytical Results 38
  Design Strategies and Recommendations 41
  Conclusion 43

List of References 48

Appendix A: Fortran Program Code 50
## LIST OF FIGURES

<table>
<thead>
<tr>
<th>Number</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>Topologies of Series Resonant Converter</td>
<td>14</td>
</tr>
<tr>
<td>2.2</td>
<td>Circuit Switching Configurations</td>
<td>15</td>
</tr>
<tr>
<td>2.3</td>
<td>Series L-C Circuit Current Waveforms</td>
<td>16</td>
</tr>
<tr>
<td>2.4</td>
<td>Normalized Voltage Conversion Ratio</td>
<td>17</td>
</tr>
<tr>
<td>4.1</td>
<td>Transistor Switching Loss Model</td>
<td>36</td>
</tr>
<tr>
<td>4.2</td>
<td>Non-Ideal Capacitor Model</td>
<td>37</td>
</tr>
<tr>
<td>5.1</td>
<td>Three Dimensional Plot for SRC Efficiency</td>
<td>46</td>
</tr>
<tr>
<td>5.2</td>
<td>Resistive Losses-Versus-Ro</td>
<td>47</td>
</tr>
<tr>
<td>Number</td>
<td>Page</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>5.1</td>
<td>45</td>
<td></td>
</tr>
</tbody>
</table>

User-Defined Dependent Variables
ACKNOWLEDGEMENTS

The author wishes to express his deepest gratitude to Professor Thomas H. Sloane for sharing his expertise, wisdom, and time. Thanks to Professors Liu and El-Sharkawi for the privilege of their guidance and instruction. Special recognition to my wife and her family, for without their limitless support and understanding, completion of this undertaking would not have been possible.
CHAPTER 1
INTRODUCTION

In the past several years, there have been a number of technical papers written to aide the design of the series resonant converter (SRC). Francis C. Schwarz introduced the SRC as a converter with a high power/weight ratio and efficient semiconductor switching characteristics [1]. The typically high operating efficiency of the SRC results from the reduction of switching losses. The reduction of switching losses allows very high frequency operation which provides the advantage of size reduction of the components. The reduction in component sizing ultimately reduces the weight of the converter. These advantages of the SRC have been utilized in aerospace power supply system applications.

After Schwarz presented the improved SRC, other research followed with the purpose of obtaining a more complete analysis of the SRC [2]. Stuart and King modified the analysis of Schwarz and derived closed-form steady-state equations for the SRC [3]. Results of their research includes expressions for normalized currents and voltages as a function of the 'retard angle', often called the diode conduction angle. Vorperian and Cuk followed with a rigorous dc analysis of the SRC which expressed the gain or
dc-to-dc conversion ratio as a function of the switching frequency, resonant frequency, inductance, and load resistance [4]. Most recently, Witulski and Erickson have considered steady-state SRC operation with the intent to minimize component stress [5]. Their analysis of converter operation and component stress is based on a normalized output-plane model. With the same motivation as the aforementioned authors, to aid the design of the SRC, this thesis seeks to develop design methodologies for maximizing steady-state operating efficiency of the SRC above resonance.

The primary task of this thesis is to develop an analytical expression for the efficiency of the SRC as a function of the transformer turn ratio \( n \) and the characteristic impedance \( R_0 \) of the series L-C resonant circuit. To determine this efficiency, a systematic analysis of the power losses for the individual components is required. Due to the series configuration of the SRC, the same current flows through all components. Determination of component losses as a function of \( n \) and \( R_0 \) can be simplified if the series current can be expressed as a function of \( n \) and \( R_0 \). Analytic models must be utilized to develop expressions for the power losses in the individual components.
Before developing these expressions relating losses of each component to the design parameters \( n \) and \( R_0 \), the basic operation of the SRC must be understood. In Chapter 2 a general discussion of converter waveforms and operation above resonance is presented. Chapter 3 introduces and defines the design parameters the normalized output-plane analytical model. Chapters 4 contains development of loss expressions for each of the components of the SRC. In Chapter 5, total power losses are computed for a specific converter configuration. The efficiency of this particular converter is graphically represented as a function of the transformer turn ratio \( n \), and tank characteristic impedance \( R_0 \). Also included in Chapter 5 is detailed explanation of the analytical results and suggestions for design strategies which produce SRC's which operate with maximum efficiency.
CHAPTER 2
ABOVE-RESONANCE CONVERTER OPERATION

The topology of the series resonant converter (SRC) considered here is shown in Figure 2.1(a). The SRC, a type of dc-to-dc converter, produces a dc output voltage $V_o$ across the load resistance $R_L$. Input power is provided by the two equal-valued input voltage sources $V_{o1}$ and $V_{o2}$. The converter is composed of two switching transistors $Q_1$ and $Q_2$ with corresponding anti-parallel diodes $D_1$ and $D_2$, a series inductance $L$ and capacitance $C$ that compose the L-C resonant tank circuit, an ideal two-winding transformer, a rectifying diode bridge $D_{1-4}$, an output filter capacitor $C_o$, and a load resistance $R_L$. In fabricating the SRC, the two separate voltage sources $V_{o1}$ and $V_{o2}$ are derived from a single voltage source $V_{IN}$ by using a pair of capacitors $C_{IN}$ as a voltage divider as seen in Figure 2.1(b). Square-wave voltage excitation of the L-C tank circuit is created by switching transistors $Q_1$ and $Q_2$ with a 50% duty cycle to produce ac currents in the L-C resonant tank circuit. The L-C tank current $i_L$ is transformed and rectified to create the desired dc output current $I_o$. The output filter capacitor $C_o$ provides the filtering necessary to provide an output voltage which is essentially purely dc.

Assuming the SRC components to be ideal or lossless,
the values of the dc output voltage $V_o$ and the output current $I_o$ are dependent on the input voltage $V_i$, where

$$V_o = V_o = V_{os}$$  \hspace{1cm} (2.1),

the natural resonant frequency $f_0$ of the L-C tank circuit, where

$$f_0 = 1/[2\pi(LC)^{1/2}]$$  \hspace{1cm} (2.2),

the switching frequency $f_s$ of the transistors, the characteristic impedance $R_0$ of the tank circuit, where

$$R_0 = (L/C)^{1/2}$$  \hspace{1cm} (2.3),

the transformer turn ratio $n$ defined by the number of primary turns $N_p$ and the number of secondary turns $N_s$ as

$$n = N_p/N_s$$  \hspace{1cm} (2.4),

and the load resistance $R_L$.

By defining the normalized voltage conversion ratio $M$ and the normalized output current $J$ as,

$$M = V_o/nV_i$$  \hspace{1cm} (2.5)[5],
where $M < 1$, and

$$J = nR_o I_o/V_o$$  \hspace{1cm} (2.6)[5],

many expressions describing SRC operation can be generalized.

When the L-C tank circuit is excited by a square-wave voltage with a switching frequency $f_s$ which is higher than the natural resonant frequency $f_0$ of the L-C tank, the sequence of events for steady-state operation is:

(a) Initially, the tank current $i_x$ is negative. Transistor $Q_1$ is ON and $Q_2$ is off. Because $i_x$ is negative, diode $D_1$ is ON and $V_o$ is connected through diode $D_1$ to the series L-C circuit producing the circuit topology shown in Figure 2.2(a). The voltage across the series L-C circuit $V_T$ is

$$V_T = V_o + V_o/n$$  \hspace{1cm} (2.7),

During this period, the tank current $i_x$ is flowing from the series L-C circuit back into the voltage source $V_o$. At a time defined as $T_s$, the sinusoidal current in the series L-C circuit reaches an instantaneous value of zero.
(b) Between time $T_a$ and $T_a/2$, the tank current is positive and transistor $Q_1$ is ON. Thus, $V_{o1}$ is connected to the series L-C circuit, the circuit configuration is shown in Figure 2.2(b). The positive tank current $i_x$ conducts through the switching transistor $Q_1$ and rectifying diode bridge diodes $DB_1$ and $DB_2$. The voltage across the the L-C tank $V_T$ is,

$$V_T = V_o - V_o/n \quad (2.8).$$

Current is flowing from the voltage source $V_{o1}$ over this interval.

(c) To begin the second half of the switching period, transistor $Q_1$ is turned OFF forcing the continuous tank current, which is positive, to commutate diode $D_1$ ON. The voltage source $V_{am}$ is connected to the tank circuit through $D_1$. The circuit topology during this interval is shown in Figure 2.2(c). The voltage across the L-C tank $V_T$ is,

$$V_T = -V_o - V_o/n \quad (2.9).$$

In this interval, the tank current $i_x$ flows through anti-parallel diode $D_1$ and bridge diodes $DB_1$ and $DB_2$ and is half-wave symmetrical to the current previously conducted
in diode $D_1$. Current is being supplied to $V_{ae}$.

Eventually, as in the case of current conduction in diode $D_1$ during the preceding half cycle, $i_x$ reaches an instantaneous value of zero.

(d) In the final interval of the switching cycle, $i_x$ is negative while $Q_1$ is ON. The equivalent circuit during this interval is seen in Figure 2.2(d). Current is flowing through $Q_e$ and $DB_e$ and $DB_e$. The current supplied by $V_{ae}$ to the series L-C circuit and is half-wave symmetrical to the current conducted in $Q_1$ in the previous half cycle. The voltage $V_T$ is,

$$V_T = -V_e + V_{ae}/n$$

(2.10).

This interval ends when $Q_e$ is turned OFF. When $Q_e$ is turned OFF, the current in the resonant tank is negative and is equal to the value used in the beginning of the analysis (i.e. (a)).

The switching sequence briefly presented above results in two possible waveforms for the L-C tank current $i_x$ depending on circuit parameters. The two possibilities are shown in Figure 2.3. In either case, the anti-parallel diode always conducts current before its respective switching transistor [4]. Thus, the conduction sequence
for above resonance excitation over half a switching period is \( D_i \), \( Q_i \), or \( D_e \), \( Q_e \). By sectionalizing the waveform according to the conducting switching device for the corresponding segment (i.e., \( Q_i \), \( Q_e \), \( D_i \), or \( D_e \)), the current waveform can be described as piecewise sinusoidal.

For a given output voltage \( V_0 \), the expression for the L-C tank current \( i_x \) waveform is a function of \( V_0 \), \( M \), \( J \), \( R_0 \), \( f_0 \), and \( f_a \). In preparation for expressing the tank current \( i_x \) as a function of these arguments, they are now defined. The angular resonant frequency \( \omega_0 \) is defined as

\[
\omega_0 = 2\pi f_0 = (LC)^{-1/2} \tag{2.11},
\]

and the ON-time of the anti-parallel diode \( T_a \) is defined as

\[
T_a = (1/\omega_0) \arccos[(1 - M^2 - KM)/(MK + M + 1)] 
\tag{2.12}[6].
\]

Also requiring definition are the switching period \( T_s \) defined as,

\[
T_s = 1/f_s \tag{2.13},
\]

and circuit parameter \( K \), which is
Each segment of the current waveform can be expressed as a sinusoidal function with a frequency equal to the angular resonant frequency ($\omega_0$) of the L-C tank circuit over a closed interval.

During the time interval when $D_1$ or $Q_1$ conduct current ($0 < t < T_0/2$), the SRC circuit configuration is shown in Figure 2.2(a) and (b). The expression for the segment of the current waveform characterized by current conduction in the anti-parallel diode $D_1$ is

$$i_x(t) = \frac{V_o}{R_o}[1 + M(K + 1)] \sin\omega_0(t - T_a)$$

$$0 < t < T_a \quad (2.15) \{6\},$$

The expression for the segment of the current waveform characterized by current conduction in the switching transistor $Q1$ is

$$i_x(t) = \frac{V_o}{R_o}[1 + M(K - 1)] \sin\omega_0(t - T_a)$$

$$T_a < t < T_0/2 \quad (2.16) \{6\}.$$
circuit configuration is shown in Figure 2.2(c) and (d). The half-wave symmetry of $i_x$ permits utilization of equations (2.15) and (2.16) for the current conduction in $D_a$ and $Q_m$ respectively by changing the sign of the equations.

As stated earlier, the waveform for the L-C tank current $i_x$ has two possible shapes depending on the circuit parameters $M$ and $K$ [6]. The difference between the current waveforms shown in Figure 2.3, is that the peak of the current waveform occurs before the current commutates from the switching transistor to the opposing anti-parallel diode in Figure 2.3(a) or at the instant of commutation as in Figure 2.3(b). The expression determining the value of the peak L-C tank current $I_{xp}$ developed by Vorperian and Cuk states the following conditions, if

$$1 - M - KM < 0 \quad (2.17),$$

then

$$I_{xp} = \frac{V_o}{R_o}(1 - M + MK) \quad (2.18)[6],$$

which corresponds to $I_{xp}$ occurring before current commutation as in Figure 2.3(a).
If however

$$1 - M - KM^2 > 0$$

(2.19), then

$$I_{xf} = \left(\frac{V_D}{R_L}\right)[(1 - M^2)MK(MK + 2)]^{1/2}$$

(2.20)[6],

which corresponds to $I_{xf}$ occurring at the instant of commutation as in Figure 2.3(b). Determination of the peak tank current is important for the evaluation of component stress as well as peak flux in the resonant inductor $L$.

The output voltage $V_D$ of the SRC is dependent on the waveform of $i_X$, the load resistance $R_L$ and the transformer turn ratio $n$. The value of the average output current $I_0$ is the average of the reflected and full-wave rectified L-C tank current. In steady-state operation, there can be no average current in the output filter capacitor $C_0$, thus the average dc output voltage $V_D$ is the product of the average output current $I_0$ and the load resistance $R_L$.

In recent technical papers, the normalized voltage conversion ratio $M$, has been used to describe the SRC operation. Analytical models and transcendental equations used to solve for $M$ have been developed by Vorperian and
Cuk[4], and Witulski and Erickson[5]. Graphic representation of the normalized voltage conversion ratio for operation above resonance as a function of the normalized frequency and normalized load resistance $R$ is shown in Figure 2.4 [6].
Figure 2.1 Topologies of Series Resonant Converter
Figure 2.2 Circuit Switching Configurations
Figure 2.3 Series L-C Circuit Current Waveforms
Figure 2.4 Normalized Voltage Conversion Ratio

\[ R = R_L/(n^2 R_0) = \pi/2.5 \]

\[ R = \pi/4 \]

\[ R = 1/3 \]

\[ R = 1/6 \]

\[ R = 1/10 \]
CHAPTER 3
DESIGN VARIABLES AND ANALYSIS METHOD

The purpose of this research is to analyze the efficiency of the series resonant converter (SRC) operating above resonance by determining the power losses for each of the circuit components. Losses to be computed include conduction and switching losses of semiconductor devices, losses in the series resonant or tank capacitor C, and the core and winding losses of the series resonant or tank inductor L. Expressions for component losses are developed as functions of the transformer turn ratio \( n \), the characteristic impedance \( R_0 \).

For the analysis of operating efficient of the SRC, the user-specified dependent variables are defined to be the input voltage \( V_o \), output voltage \( V_o \), and output current \( I_o \). Independent design variables are the characteristic impedance \( R_0 \) of tank circuit, switching frequency \( f_o \), and transformer turn ratio \( n \). Aside from operating efficiency which evaluated here, other important design criteria include energy storage in the inductor L and capacitor C and component stress.

Final analysis of converter efficiency requires development of expressions as functions of the independent...
design variables for the peak inductor current, rms tank current, instantaneous tank current, and average current through switching transistors and anti-parallel diodes. The most suitable method for examining the domain of the independent variables is the normalized output-plane model developed by Witulski and Erickson [5]. The normalized output-plane model defines an operating point of the converter to be on the M-versus-J plane. The M axis represents the normalized voltage conversion ratio which has been defined in (2.5). The Y axis of this plane represents values of the normalized output current J previously defined in (2.6). The normalized output-plane model provides uncomplicated solutions for values of inductance L and capacitance C, component stress, peak currents, and resonant frequency. These values are all necessary for evaluation of component losses.

Mapping operating points on the M-versus-J plane from the design variables n and R₀ is quite simple. Conversion of the ordered pair of n and R₀ for a particular Vₒ, Vₒ, and Iₒ provides unique paired values of M and J by using equations (2.5) and (2.6).

The normalized frequency is computed from an iterative solution of the transcendental equation (3.1) for a particular operating point on the M-versus-J output-
plane.

\[ J = \frac{2}{\gamma} \left( 1 + \frac{1}{1 + (1 - M^2)} \right) \times \tan \left( \frac{\gamma}{2} \right) \left( \frac{1}{\gamma^2} \right) \]  

(3.1)[5].

This normalized switching frequency is related to the switching frequency by

\[ \gamma = \frac{\pi f_0}{f_o} \]  

(3.2).

For a particular switching frequency \( f_o \), the values of \( f_0, L, \) and \( C, \) can be calculated as

\[ f_0 = f_o \gamma / \pi \]  

(3.3),

\[ L = R_o / (2\pi f_o) \]  

(3.4),

and

\[ C = 1 / (2\pi f_0 R_o) \]  

(3.5).

These values are necessary for the evaluation of operating efficiency and the fabrication of an actual SRC because certain expressions concerning component loss cannot be stated solely as functions of \( R_o \) and \( n. \)

Once design variables are known, calculation of
component and total power losses for the resonant circuit operating under these particular parameters is possible.
These losses are developed in Chapter 4 which follows.
CHAPTER 4

COMPONENT LOSS EXPRESSIONS

To simplify the analysis and development of expressions for the individual component losses, it is assumed that the circuit waveforms are not significantly affected by component and circuit parasitics. As shown in Chapter 2, the waveforms of the SRC operated above resonance exhibit half-wave symmetry. Based on this symmetry, component power loss can be calculated over either half the switching period.

4.1 SWITCHING TRANSISTOR LOSSES

In the analysis of power losses for switching transistors \( Q_1 \) and \( Q_2 \) of Figure 2.1, two types of losses are considered. The first type is conduction loss occurring during the ON time of the transistor. The second type of loss considered is transistor switching losses which occur during the transistor's transition between the ON and OFF states. Losses associated with the turning ON of the transistor during the transition between the OFF and ON states are assumed negligible. Justification of this assumption is based on the waveform of \( i_x \). Review of Figure 2.3 shows the natural commutation of the tank current \( i_x \) from the anti-parallel diode to its
corresponding switching transistor. In this commutation, the diode is turning OFF at zero current and the transistor is turning ON with no collector current.

Due to the half-wave symmetry of $i_x$, the collector current $i_C$ waveform in each switching transistors is identical. The expression for the conduction loss of both transistors $P_{ON}$ is the integral of the product of the transistor collector-emitter voltage $v_{CE}(t)$ and the instantaneous current through each transistor $i_x(t)$ over the entire ON time $t_{ON}$ multiplied by twice the reciprocal of the switching period. The expression for $P_{ON}$ is

$$P_{ON} = \frac{2}{T_s} \int_{t_{ON}} v_{CE}(t)i_x(t)dt$$  \hspace{1cm} (4.1).

Reviewing SRC operation in Chapter 2, the limits of equation (2.16) show that each of the switching transistors are in the ON state for only a portion of the switching period. Assuming $v_{CE}(t)$ is time independent when the transistor is ON, the collector-emitter saturation voltage $V_{CESAT}$ replaces $v_{CE}(t)$ in (4.1). By substituting $V_{CESAT}$ for $v_{CE}(t)$ in equation (4.1), the new expression for $P_{ON}$ is

$$P_{ON} = \frac{2}{T_s} V_{CESAT} \int_{t_A}^{T_s/2} i_x(t) dt$$  \hspace{1cm} (4.2).
It is possible to compute $P_{\text{on}}$ by integrating (4.2). Since collector current exists only during the ON time, this integration is equivalent to calculating the average switching transistor current $I_0$, where

$$I_0 = \frac{T_s}{T_A} \int_{i_x(t)}^{T_s/2} dt$$

(4.3).

However, given an operating point on the $M$-versus-$J$ plane and switching period, a less cumbersome calculation is given.

Adapting the work of Vorperian and Cuk for above resonant excitation [4], the normalized voltage conversion ratio $M$ can be expressed a function of the average switching transistor current $I_0$ and the average anti-parallel diode current $I_D$, such that

$$M = \frac{I_0 - I_D}{I_0 + I_D}$$

(4.4),

where $I_0$ is previously defined in equation (4.3), and

$$I_D = (2/T_A) \int_{0}^{T_s} i_x(t) dt$$

(4.5).

By adding the integer one to both sides of (4.4), the results are
\[ M + 1 = \frac{(2I_o)}{(I_o + I_D)} \quad (4.6) \]

Equating the sum of the \( I_o \) and \( I_D \) to be the average output current \( I_o \) multiplied by the transformer turn ratio \( n \) such that

\[ I_o + I_D = nI_o \quad (4.7), \]

and substituting (4.7) into (4.6), results in a new expression for the average switching transistor current,

\[ I_o = nI_o(M + 1)/2 \quad (4.8). \]

Substituting the expression for \( M \) given in (2.5) into (4.8) provides an expression for \( I_o \) as a function of the circuit parameters \( n, I_o, V_o, \) and \( V_0 \), where

\[ I_o = \frac{(V_o/V_o + n)}{2} I_o \quad (4.9). \]

Since \( n, I_o, V_o, \) and \( V_0 \) are user-defined circuit parameters, the value for \( I_o \) has been determined without integrating equation (4.3). Therefore, \( P_{\text{on}} \) is simply

\[ P_{\text{on}} = V_{\text{CEsat}} I_o (V_o/V_o + n)/2 \quad (4.10). \]

Calculation of switching losses requires evaluation of
the instantaneous collector current and collector-emitter voltage during the transistor's transition from the ON and OFF state. As stated before, power losses during the turning ON of the transistor are neglected due to the natural commutation of current from the anti-parallel diode to its corresponding transistor. Therefore, only losses associated with turning OFF the transistor will be considered.

The transistor losses are modeled by the transistor turn-OFF characteristics shown in Figure 4.1. Assuming the collector current $i_c$ exhibits a linear fall with a the fall time $t_f$, the approximation for the turn-OFF losses $P_{\text{ON-TURN-OFF}}$ for both transistors is expressed as

$$P_{\text{ON-TURN-OFF}} = 2V_d \times (T_s/2) \times t_f$$

(4.11).

Using equation (2.15) or (2.16), the value for the instantaneous current at the time of transistor turn OFF is easily calculated. All other variables in equation (4.11) are predetermined, thus computation of $P_{\text{ON-TURN-OFF}}$ is quite simple. Combining the results for the switching and conduction losses provides total component losses for the switching transistors $P_a$, such that

$$P_a = P_{\text{ON}} + P_{\text{ON-TURN-OFF}}$$

(4.12).
4.2 ANTI-PARALLEL DIODE LOSSES

Analysis for the losses in the anti-parallel diodes, $D_1$ and $D_2$, is similar to the analysis of power losses in the switching transistors; however, because of the relatively rapid turning ON and OFF of the diodes, it is assumed that the switching losses are negligible. Therefore, the only losses for the anti-parallel diodes requiring an expression are the conduction losses ($P_{D,ON}$).

As in the case of the switching transistors, it is assumed that when the diodes are ON, the voltage across the junction of the diode ($V_D$) is constant. Due to the half-wave symmetry of the L-C tank current $i_x$, the ON time current waveforms of the two diodes are identical. Therefore, the conduction losses for each of the diodes $D_1$ and $D_2$ are equal. The conduction losses in both diodes can be expressed as

$$P_{D,ON} = \frac{2}{T_s} V_D \int_0^{T_A} i_x(t) dt$$

These limits of integration correspond with the diode conduction interval when the diode current is given by (2.15). Integration of (4.13) is equivalent to calculating the average anti-parallel diode current $I_D$. However, using
an analysis similar to the one used for calculating ON-time losses for the switching transistors will produce a simplified result.

From the expression for M in equation (4.4), subtracting the integer one from both sides of (4.4) results in,

\[ M - 1 = -\frac{2I_D}{(I_D^0 + I_D)} \quad (4.14). \]

Substituting equation (4.7) into (4.14) and solving for \( I_D \) results in

\[ I_D = nI_D^0(1 - M)/2 \quad (4.15). \]

Substituting the expression for M (2.5) into (4.15), the final results for \( I_D \) are

\[ I_D = I_D^0(n - V_0/V_D)/2 \quad (4.16). \]

Therefore, the expression for conduction losses for both diodes, \( P_{D,ON} \) is

\[ P_{D,ON} = V_D I_D^0(n - V_0/V_D)/2 \quad (4.17), \]

which is in terms of known design and user-defined
parameters. Since the conduction losses are the only losses considered for anti-parallel diodes, the total power loss for the anti-parallel diodes $P_D$ is

$$P_D = V_D I_0 (n - V_o/V_m)/2$$  \hspace{1cm} (4.18).

### 4.3 RECTIFYING BRIDGE DIODE LOSSES

The expression for the loss in the four bridge diodes, $DB_1$-$DB_4$, $P_{DB}$ is simplified by assuming losses due to turning ON and turning OFF are negligible due to the unforced commutation between each pair of diodes in the bridge. Another assumption is the ON voltage for each bridge diode $V_{DB}$ is constant. By declaring all bridge diodes to be identical and knowing that the average current through each bridge diode is identical, the power losses in the bridge $P_{DB,ON}$ can be expressed as

$$P_{DB,ON} = 2V_{DB} I_0$$  \hspace{1cm} (4.19).

Since $P_{DB,ON}$ is the only loss considered for the bridge diodes $DB_1$-$DB_4$, the expression for $P_{DB}$ is

$$P_{DB} = 2V_{DB} I_0$$  \hspace{1cm} (4.20).

An interesting observation is the expression for the
rectifying bridge loss \( P_{DB} \) is solely dependent on the diode voltage drop \( (V_{DB}) \) and the user-defined average output current \( I_o \) and is independent of the design variables \( R_o \) and \( n \).

### 4.4 SERIES INDUCTOR LOSSES

Analysis of losses in the inductor \( P_L \) is divided into two sections. The first section is concerned with developing the expression for the inductor winding loss \( P_{L,w} \). The second section is concerned with developing an expression for the inductor core loss \( P_{L,c} \) which includes hysteresis loss, residual loss, and eddy current loss. Combining the two expressions results in a single expression for the total power losses in the inductor,

\[
P_L = P_{L,w} + P_{L,c} \quad (4.21).
\]

The inductor winding resistive loss is expressed as a function of the winding resistance \( R_w \) and the root mean square (rms) value of the series L-C circuit current \( I_{x \text{rms}} \) such that

\[
P_{L,w} = I_{x \text{rms}}^2 R_w \quad (4.22).
\]
The winding resistance can be expressed as a function of the number of turns on the inductor \( N_L \), the mean length per turn \( l_w \), the copper resistivity \( \rho \), the window area of the core \( A_w \), and the fill factor \( k_w \), such that

\[
R_w = N_L l_w \rho / (k_w A_w) \quad (4.23).
\]

Solution of equation (3.4) provides the value of the inductor \( L \) for a particular set of user-defined variables and design variables \( n \) and \( R_0 \). For a specific magnetic core with permeability \( \mu \), cross sectional area \( A_c \), and mean path length of the magnetic core \( l_c \), the number of turns on the inductor \( N_L \) can be computed as

\[
N_L = [L (A_c \mu)]^{1/2} \quad (4.24).
\]

Now that the expression for the winding resistance has been determined, an expression for \( I_{x,rms} \) is required.

The definition of the rms value of a periodic function \( f(t) \) is

\[
I_{x,rms} = \left[ (1/T) \int f^2(t) \, dt \right]^{1/2} \quad (4.25).
\]

To determine the rms value for \( i_x \), the following integration is required,
\[ I_{\text{rms}} = (2/T_b) \int i^2_x(t) \, dt \quad (4.26). \]

Using the expression for \( i_x \) in equations (2.15) and (2.16) and the expression for \( T_A \) (2.12), equation (4.26) is converted to

\[ I_{\text{rms}} = \left( \frac{V_o}{R_o} \right) \left( \frac{2}{T_b} \right) \left[ \int_{0}^{T_A} (1 + MK + M) \sin(w_0(t - T_A)) \, dt + \int_{0}^{T_A} (1 + MK - M) \sin(w_0(t - T_A)) \, dt \right]^{1/2} \quad (4.27). \]

Performing the operations prescribed in equation (4.27) results in

\[ I_{\text{rms}} = \left( \frac{V_o}{R_o} \right) \left( \frac{1}{T_b} \right) \left[ (1 + MK + M) \int_{0}^{T_A} \sin(w_0(t - T_A)) \, dt + (1 + MK - M) \int_{0}^{T_A} \sin(w_0(t - T_A)) \, dt \right]^{1/2} \quad (4.28). \]

Combining the results of equations (4.23) and (4.28) and substituting into (4.22) provide an expression for the inductor winding losses \( P_{w} \).

The second type of loss in the inductor \( L \) considered is the inductor core loss \( P_{c} \). Victor E. Legg expressed the total inductor core loss \( P_{cl} \) at low flux densities as an
equivalent AC core resistance $R_{L,c}$ [7]. Legg’s equation (4.29) expresses the equivalent resistance $R_{L,c}$ as the sum of three inductor core loss factors: the hysteresis loss factor $R_{L,h}$; the residual loss factor $R_{L,r}$; and the eddy current loss factor $R_{L,e}$; such that

$$R_{L,c} = R_{L,h} + R_{L,r} + R_{L,e} \quad \text{(4.29)}.$$ \hspace{1cm}

The hysteresis loss factor is the product of the core permeability $\mu$, the series inductor value $L$, the switching frequency $f_s$, the maximum flux level $B_m$, and an experimentally-obtained hysteresis loss coefficient $a$, such that

$$R_{L,h} = aB_m\mu L f_s \quad \text{(4.30)}.$$ \hspace{1cm}

The residual loss factor $R_{L,r}$ is the product of the magnetic core permeability $\mu$, the series inductor value $L$, switching frequency $f_s$ and an experimentally-obtained hysteresis residual loss coefficient $c$, such that

$$R_{L,r} = cB_m\mu L f_s \quad \text{(4.31)}.$$ \hspace{1cm}

The eddy current loss factor $R_{L,e}$ is the product of the magnetic core permeability $\mu$, the series inductor value $L$, the square of the switching frequency $f_s$, and an
experimentally-obtained eddy current loss coefficient $e$, such that

$$R_{L_c} = e L f_0$$

(4.32).

As stated earlier, the summation of equations (4.30) through (4.32) provide the value of the equivalent core resistance $R_{L_c}$, which multiplied with the square of the rms value series L-C circuit current results in the expression for inductor core loss, where

$$P_{L_c} = R_{L_c} I_{x \text{rms}}^2$$

(4.33).

The only variable in the expression for $P_{L_c}$ that has not been previously determined is the maximum flux level $B_H$. From electromagnetic theory, the expression for the maximum flux level $B_H$ is a function of the core permeability $\mu$, the number of turns on the inductor $N_L$ (4.24), the mean path length of the magnetic core $l_c$, and the peak of the L-C tank current $I_{x}$ (2.18) or (2.20), where

$$B_H = \mu N_L I_x l_c$$

(4.34).

An expression for the both inductor core and winding
losses, and ultimately an expression for the total inductor loss in terms of known design and circuit parameters has been developed.

4.5 SERIES CAPACITOR LOSSES

The model used to represent the non-idealities of the series capacitor C is shown in Figure (4.2). The model consists of an effective series inductance (ESL), the capacitance C, an effective parallel resistance (EPR) which models the dissipative quality of the charged capacitor, and the effective series resistance (ESR). In the analysis of capacitor power losses, the effects of the ESL and EPR are neglected. The only parasitic element to be considered is the ESR. Therefore the expression for total capacitor losses $P_c$ is

$$P_c = I_{\text{rms}} \cdot \text{ESR}$$

(4.35),

where the value of $I_{\text{rms}}$ is expressed in equation (4.28) and the value of ESR is determined experimentally.
Figure 4.1 Transistor Switching Loss Model
Figure 4.2 Non-Ideal Capacitor Model
CHAPTER 5
RESULTS AND EVALUATION OF DESIGN METHODS

In the previous chapter, analytical expressions were developed for the determination of individual component losses. The total component loss \( P_{\text{TOTAL}} \) is the summation of the individual component losses and is expressed as

\[
P_{\text{TOTAL}} = P_P + P_D + P_{DB} + P_L + P_C
\]  

(5.1).

The expression for operating efficiency \( \eta \) of the series resonant converter (SRC) is

\[
\eta = (1 - \frac{P_{\text{TOTAL}}}{V_o I_o}) \times 100\%
\]  

(5.2).

In this chapter, the operating efficiency of a hypothetical SRC circuit is presented as a function of the transformer turn ratio \( n \) and the characteristic impedance \( R_0 \). A brief explanation of results and a presentation of design strategies follows.

5.1 ANALYTICAL RESULTS

In order to use the expressions developed in this thesis to evaluate SRC operating efficiency, certain circuit parameters and user-specified dependent variables
must be given. The dependent circuit parameters for the hypothetical SRC circuit are given in Table 5.1.

Using the variables given in Table 5.1, the computer program presented in Appendix A is used to calculate the efficiency utilizing the expressions developed in Chapter 4. Figure 5.1 depicts the three-dimensional plot of the efficiency as function of the ordered pair \((n,R_0)\) for values of \(n\) between 0.5001 and 0.7758 and values of \(R_0\) between 0.0500 and 6.262.

Figure 5.1 shows that for a particular value of \(n\), there exists a maximum value of efficiency and a corresponding value for the changing characteristic impedance \(R_0\). Evaluation of the individual component losses will help explain the occurrence of the maximum value of efficiency for the individual value of \(n\). The easiest method of analyzing the three dimensional efficiency plot is to traverse the plot on a constant transformer turn ratio \(n\) line analyzing the individual component losses as a function of the characteristic impedance \(R_0\).

There are several elements of the component losses that are independent of \(R_0\) and stay constant for a particular value of \(n\). The first is the loss in the bridge diodes \(P_{Dw}\)
which is expressed in equation (4.20) as a function of the output current \( I_o \) and the forward voltage drop of the diode \( V_{FD} \). For this hypothetical SRC circuit, \( P_{DB} \) is 14W, which represents 14% of the 100W output power of the total converter. Other types of losses that are independent of \( R_o \) are the conduction losses in the switching transistor \( P_{ON} \) (4.10) and anti-parallel diode \( P_{D,ON} \) (4.17). The summation of the conduction losses in these two components effect the efficiency of the hypothetical SRC are totally dependent on the transformer turn ratio \( n \), but not \( R_o \).

Although the losses due to \( P_{ON} \) (4.11) and \( P_{L,C} \) (4.33) are dependent on \( R_o \), their effects on efficiency are quite negligible. With an output power of 100W, theses losses, \( P_{ON} \) and \( P_{L,C} \) are typically 1.5W. However, at extremely high values of \( R_o \) and \( n \), these losses become significant. The factor causing the greatest fluctuation in the efficiency is the losses due to the parasitic resistances which include the inductor winding resistance \( R_w \) and the effective series resistance (ESR) of the capacitor. At turn ratio \( n \), as the increasing values of characteristic impedance \( R_o \) relate to increasing values of inductance \( L \). This increasing inductance produces lower values of \( I_{x,\text{rms}} \). The increase in inductor value limits the variation of the L-C tank current \( i_x \) about its zero average value, consequently reducing the value of \( I_{x,\text{rms}} \). However,
the reduction in rms current does not necessarily result in a decrease in resistive losses. The value of $R_w$ is increased due to the increase in the number of turns $N$ required to produce the value of inductance $L$ specified. The effects of the decreasing $I_{\text{rms}}$ and increasing resistance $R_w$ on the resistive losses $P_{\text{res}}$ at a particular value of $n$ as a function of $R_o$ are shown in Figure 5.2. Figure 5.2 shows a distinct operating point where resistive losses are minimized. The shape of the curve in Figure 5.2 shows the direct effects of the value of $R_o$ on the occurrence of a maximum efficiency point for a particular value of $n$.

5.2 DESIGN STRATEGIES AND RECOMMENDATIONS

When designing an SRC for above-resonance excitation, several general rules apply. Operating the SRC with a normalized voltage conversion ratio $M$ close to unity reduces the conduction losses of the switching transistor and anti-parallel diodes when the ON voltage of the diode is significantly greater than the transistor's ON voltage. The input voltage range of the dual voltage sources $V_{a1}$ and $V_{a2}$ in Figure 2.1 determines the value of the transformer turn ratio $n$ required to provide the constant output voltage $V_o$ and output current $I_o$. When maximizing
converter efficiency, the value of \( n \) is determined from the operating conditions; the value of \( R_o \) is chosen to minimize the losses for that particular value of \( n \). When certain circuit parameters are unknown or cannot be experimentally determined, the value of \( R_o \) should be selected to minimize the resistive power losses since the resistive losses have the strongest effect on optimum efficiency point.

A number of enhancements can be made to future versions of this analysis which may improve the estimation of total power losses of the SRC. A recommendation is to include circuit parasitics in the expressions used in the design method. Inclusion of the voltage drops of the switching devices and bridge diodes in the derivations of the expressions for the current waveforms can perhaps provide more accurate values of normalized voltage conversion ratio \( M \). Defining the output voltage \( V_o \) as

\[ V_o = I_o R_L \] (5.3),

the adjusted normalized voltage conversion ratio \( M' \) which includes ON-time voltage drops, is expressed as

\[ M' = (V_o + 2V_{DSS})/n[V_o - qV_o - (1 - q)V_{DSS,ON}] \] (5.4),
where \( q \) is a weighting factor between 0 and \( 1/2 \).

Substituting the values of \( M' \) from (5.5) for the normalized voltage conversion ratio \( M \) in equation (3.1) will result in new values of \( f_0 \), \( L \), and \( C \) for a given set of user-defined dependent variables and ordered pair \((n,R)\).

Other recommendations include:

a) the development of additional expressions for the transformer core and winding power losses,

b) the adjustment of the value of circuit inductance \( L \) to compensate for the effective series inductance (ESL) of the capacitor,

c) the analysis of the effect of inductor core material and dimensions on SRC efficiency, and

d) the development of an expression for inductor core losses operating at high magnetic flux densities due to the fact that Legg's equation (4.29) is valid in magnetic core applications involving low magnetic flux densities.

5.3 CONCLUSION

A method for analyzing SRC operating efficiency has
been presented. Included in the analysis is the development of expressions relating operating efficiency to the design variables $n$ and $R_0$, and given circuit parameters. The operating efficiency is graphically represented as a function of the $n$ and $R_0$ for a hypothetical SRC circuit followed by a brief explanation of the results and possible enhancements to the proposed design method.
Table 5.1 User-Defined Dependent Variables

**Circuit Dependent Variables**

<table>
<thead>
<tr>
<th>Variable</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_o$</td>
<td>20V</td>
</tr>
<tr>
<td>$V_D$</td>
<td>10V</td>
</tr>
<tr>
<td>$I_o$</td>
<td>10A</td>
</tr>
<tr>
<td>$f_s$</td>
<td>50kHz</td>
</tr>
</tbody>
</table>

**Transistor Specifications**

<table>
<thead>
<tr>
<th>Variable</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CESAT}$</td>
<td>0.2V</td>
</tr>
<tr>
<td>$t_r$</td>
<td>$50 \times 10^{-7}$ sec</td>
</tr>
</tbody>
</table>

**Diode Specifications**

<table>
<thead>
<tr>
<th>Variable</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_D$</td>
<td>$V_{DB} = 0.7V$</td>
</tr>
</tbody>
</table>

**Inductor Core Specifications**

<table>
<thead>
<tr>
<th>Variable</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$h_n$</td>
<td>26</td>
</tr>
<tr>
<td>$V_{ol}$</td>
<td>$22.69 \times 10^{-6}$ m$^3$</td>
</tr>
<tr>
<td>$A_c$</td>
<td>$0.1990 \times 10^{-3}$ m$^2$</td>
</tr>
<tr>
<td>$l_c$</td>
<td>0.1074 m</td>
</tr>
<tr>
<td>$l_w$</td>
<td>0.0622 m</td>
</tr>
<tr>
<td>$A_w$</td>
<td>$0.426 \times 10^{-3}$ m$^2$</td>
</tr>
<tr>
<td>$k_w$</td>
<td>0.2</td>
</tr>
<tr>
<td>$a$</td>
<td>$4.0 \times 10^{-6}$</td>
</tr>
<tr>
<td>$c$</td>
<td>$96 \times 10^{-6}$</td>
</tr>
<tr>
<td>$e$</td>
<td>$7.0 \times 10^{-7}$</td>
</tr>
</tbody>
</table>

**Capacitor Specifications**

<table>
<thead>
<tr>
<th>Variable</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>ESR</td>
<td>0.1 ohms</td>
</tr>
</tbody>
</table>
Figure 5.1 Three Dimensional Plot of SRC Efficiency
Figure 5.2 Resistive Losses-Versus-$R_o$
LIST OF REFERENCES


Appendix A: Fortran Program Code

C FORTRAN PROGRAM COMPUTING LOSSES
C FOR SERIES RESONANT CONVERTER
C
PROGRAM LOSSES
INTEGER II,III,IV,A, IIV, AA
REAL*4 PI, VG, PD, ROMEQA, L, C,TS, GAMMA, K, I, RO, LEN, AREA,
K1, F1, VQ, PD, PQ, PD, PCOND, K1, K2, IRMS, IOFF, PTURNOFF,
+N1, N, FS, TF, Z, ILP, PERM, VCP, VOL, TA, BMAX, PERMAX, UR, B,
+RHO, PTOTAL, PCORE, PREST, CSR, LPT, RAC, EFFIC, SRMS, AWIN, KWIN
OPEN(UNIT = 6, FILE = 'MISC.OUT', STATUS = 'NEW')
OPEN(UNIT = 7, FILE = 'EFF.OUT', STATUS = 'NEW')
OPEN(UNIT = 8, FILE = 'ILP.OUT', STATUS = 'NEW')
OPEN(UNIT = 9, FILE = 'IRMS.OUT', STATUS = 'NEW')
C
The following constants are design parameters required
for the calculation of losses in the series resonant converter.
All parameter values labeled in MKS.
C
V is the output voltage, VG is the input voltage, VQ is the transistor
on-state voltage drop, VD is the diode on-state voltage drop, FS is the
switching frequency, I is the output current, UR is the relative
permeability of the core, VOL is the volume of the core,
BMAX is the maximum allowable fluctuation of the flux density,
LEN is path length of the core, AREA is the cross sectional area of the
core, RHO is the resistivity of the transformer windings for Cu,
CSR is the capacitor series resistances, LPT is the core winding
turn length, KWIN is the fill factor, and AWIN is the core window area.
C
GAMMA, the normalized switching frequency, is initialized at \( 1 \times 10^{-5} \).
C
WRITE(7,101)
101 FORMAT(' N RO EFFICIENCY')
WRITE(6,102)
102 FORMAT(' N RO ILP PCORE')
WRITE(9,103)
103 FORMAT(' N RO N1 IRMS PREST')
WRITE(6,104)
104 FORMAT(' N RO PCOND PTURNOFF')
V = 10.00
TF = 50E-9
VG = 20.00
VQ = 0.2
VD = 0.7
FS = 50E3
I = 10.00
UR = 26
VOL = 22.59E-06
BMAX = 0.20
LEN = 0.1074
AREA = 0.1990E-03
RHO = 1.75E-08
CSR = 0.1
LPT = 0.0622
AWIN = 4.26E-04
KWIN = 2.0E-01
PI = 3.14159
N = 5.001E-01
RO = 5E-02

DO 100 A = 1,10
DO 150 AA = 1,100
M = V/(N * VG)
J = RO * (N * I)/VG

SOLVE FOR GAMMA AS A FUNCTION OF M AND J

GAMMA = .00001
IF (M .EQ. 1.0) GO TO 5
DO 30 II = 1, 3
GAMMA = GAMMA + 1E0
CALL F(M,GAMMA, J, F1)
IF (F1 .EQ. 0) GO TO 4
IF (F1 .LT. 0) GO TO 1
30 CONTINUE
GAMMA = 3.2
1 DO 40 III = 1,110
GAMMA = GAMMA - 1E-1
CALL F(M,GAMMA, J, F1)
IF (F1 .EQ. 0) GO TO 4
IF (F1 .LT. 0) GO TO 2
40 CONTINUE
2 DO 50 IV = 1,110
GAMMA = GAMMA - 1E-2
CALL F(M,GAMMA, J, F1)
IF (F1 .EQ. 0) GO TO 4
IF (F1 .LT. 0) GO TO 3
50 CONTINUE
3 DO 60 IIV = 1,110
GAMMA = GAMMA - 1E-3
CALL F(M,GAMMA, J, F1)
IF (F1 .EQ. 0) GO TO 4
IF (F1 .LT. 0) GO TO 6
60 CONTINUE
6 DO 70 IIIV = 1,110
GAMMA = GAMMA - 1E-4
CALL F(M,GAMMA, J, F1)
IF (F1 .GE. 0) GO TO 4
70 CONTINUE
5 GAMMA = PI
4 FO = GAMMA * FS / F1

SOLVE FOR COMPONENT SIZE AND INDUCTOR TURNS N1

PERM = UR * 1260E-09
L = RG / (2E0 * PI * FO)
C = 1/(2E0 * PI * FO * RO)
K = J * GAMMA * (2E0 * M)
B1 = SQRT(L * LEW / AREA * PERM)

TS = 1 / FS
ROME = 2E0 * PI * FO

COMPUTE TRANSISTOR TURNOFF LOSSES
IOFF = ROME * C * VG * SQRT((1 - M * M) * M * K * (M * K + 2E0))
PTURNOFF = (2E0 * VG) * IOFF / TF / TS

COMPUTE PEAK CURRENT AND PEAK CAPACITOR VOLTAGE
Z = 1 - M - (M * M) * K
IF (Z .LE. 0E0) THEN
   ILP = ROME * C * VG * (1 - M * M * K)
ELSE
   ILP = IOFF
END IF

VCP = VG * M * K

COMPUTE MAXIMUM CORE PERMEABILITY
PERMMAX = VOL * BMAX * BMAX / (L * ILP * ILP)
IF (PERMMAX .LT. PERM) THEN
   EFFIC = 0
   GO TO 160
ELSE
   GO TO 55
END IF

COMPUTE FLUX DENSITY (B)

B = PERM * B1 * ILP / LEW

COMPUTE CONDUCTION LOSSES IN SWITCHING DEVICES AND BRIDGE
IAVEOUT IS AVERAGE OUTPUT CURRENT

PDB = 2E0 * VD * I
PQ = I * VQ * (1 + M) * M / 2E0
PD = I * VD * (1 - M) * M / 2E0
PCOND = PDB + PQ + PD

COMPUTE RMS CURRENT IRMS

TA = (1 / ROME) * ACOS((1 + M * (1 + M * K)) / (M * (K + 1) + 1))

K1 = ROME * C * VG * (1 + M * (K + 1))
K2 = ROME * C * VG * (1 + M * (K - 1))
SIRMS = (2E0 / TS) * (K1 + K1 + (0.5 * TA + SIN(2E0 - ROME + *TA) / (2E0)) + K2 + K2 + (0.5 * (TS / 2E0 - TA) - SIN(2E0 -
COMPUTE CORE LOSSES

\[ R_{AC} = (7 \times 10^{-09} \times FS \times FS + 96 \times 10^{-06} \times E \times FS + 1 \times 10^04) \]

** \[ U_r = L \]

\[ P_{CORE} = R_{AC} \times I_{RMS} \times I_{RMS} \]

COMPUTE RESISTIVE LOSSES (PREST)

\[ \text{PREST} = (N1 \times N1 \times LPT \times \rho / (\text{AWIN} \times \text{KWIN}) + CSF) \times I_{RMS} \times I_{RMS} \]

COMPUTE TOTAL POWER LOSSES

\[ P_{TOTAL} = P_{COND} + P_{CORE} + \text{PREST} + P_{TURNOFF} \]

COMPUTE EFFICIENCY

\[ \text{EFFICI} = (1 - P_{TOTAL} / (V \times I)) \times 100 \]

IF (EFFICI \LT; 0.0) THEN

\[ \text{EFFICI} = 0 \]

GO TO 160

END IF

PRINT OUT VALUES

\[ \text{WRITE}(6,621) \ N, \ RO, \ ILP, \ P_{CORE} \]

\[ \text{WRITE}(6,621) \ N, \ RO, \ P_{COND}, \ P_{TURNOFF} \]

\[ \text{WRITE}(9,622) \ N, \ RO, \ N1, \ I_{RMS}, \ \text{PREST} \]

\[ \text{WRITE}(7,620) \ N, \ RO, \ \text{EFFICI} \]

\[ \text{RO} = \text{RO} \times 1.05 \]

\[ \text{CONTINUE} \]

\[ \text{N} = \text{N} \times 1.05 \]

\[ \text{RO} = 5 \times 10^{-02} \]

\[ \text{CONTINUE} \]

CLOSE(UNIT = 6)

CLOSE(UNIT = 7)

CLOSE(UNIT = 8)

CLOSE(UNIT = 9)

STOP

DEFINE SUBROUTINE TO SOLVE FOR GAMMA FROM
TRANSCENDENTAL EQUATION FOR M AND J

SUBROUTINE F(XX,YY,ZZ,F1)
DOUBLE PRECISION X, Y, Z, DIFF, AA, BB, CC
REAL*4 F1, XX, YY, ZZ
X = DBLE(XX)
Y = DBLE(YZ)
Z = DBLE(ZZ)
AA = Y/200
BB = DTAN(AA) * DTAN(AA)
CC = Z * AA
DIFF = BB - (X * X) * BB + (Z * Y) + (CC * CC)
IF (DIFF LT. 0DD) F1 = -1
IF (DIFF EQ. 0DD) F1 = 0
IF (DIFF GT. 0DD) F1 = 1
RETURN
END