**Title:** Fault-Tolerant Computing

**Personal Author:** D.K. Pradhan

**Type of Report:** Research Final

**Time Covered:** From 1984 to 1987

**Date of Report:** March 15, 1987

**Page Count:**

**Subject Terms:** Fault-Tolerant Computing

**COSATI Codes:**

<table>
<thead>
<tr>
<th>Field</th>
<th>Group</th>
<th>Sub-Gr.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Fault-Tolerant Computing</td>
</tr>
</tbody>
</table>
Fault-Tolerant Multiprocessor and VLSI-Based Systems

Final Report for the grant AFOSR 84-0052

Period covered: January 1984 - January 1987

Dhiraj K. Pradhan
Department of Electrical & Computer Engineering
University of Massachusetts
Amherst, MA 01003

Abstract

This report is a delineation of research results derived under the sponsorship of the AFOSR grant during January 1984 through January 1987. For the sake of conciseness, results already published in open literature are only abstracted. Other results that are yet to appear are described in more detail.
Table of Contents

1 Introduction ........................................ 1
2 Review of Research Results .......................... 2
3 Publications and graduate students supported by the grant ......................................... 17
4 Research in Progress .................................. 22
5 Appendix .............................................. 33
1 Introduction

This final report for AFOSR 84-0052 provides a summary of various research activities carried out during three years of sponsorship.

The research proposed sought to focus on the following:

1.1

Study and development of certain fault-tolerant architectures that utilize the capabilities of the new IC technology was undertaken. Specifically, the research was aimed at network architectures, distinguished by a close interconnection of a large number of computing elements. Included is a subclass of specialized network architectures known as VLSI processor arrays. Besides fault-tolerance-related research for such arrays, also proposed was exploration of a new array architecture, developed for the express purpose of executing general algorithms on these arrays.

The precise research formulated – developing fault-tolerant multiprocessor network architectures – goes beyond earlier work. Here, the system interconnection structure, itself, was used as the primary design tool for achieving various and diverse objectives, including: low interconnection and layout complexities, dynamic reconfigurability, fault-tolerance through graceful degradation as well as self-diagnosability. Viability of the proposed research was demonstrated in the proposal; new communication structures were introduced, along with concepts of admissability of multiple logical configurations, and algorithmic and detour routing that provide fault-tolerance
and graceful degradation.

1.2

It was then proposed that the research be extended to the study of the design of certain VLSI processor arrays, particularly because this subject matter was so new, and only very limited work had yet been reported. Fundamental concepts were proposed identifying important relationships between various levels of redundancy and fault-tolerance. Also achieving testability and diagnosability internally, within the arrays, was sought.

1.3

A marked limitation of earlier VLSI arrays had been suitability only for very specialized and highly concurrent matrix-oriented computation. An entirely new way of utilizing these arrays was what was proposed here, which allow for execution of general algorithms, thereby making these arrays attractive for broader use.

This report is organized into three main sections. Section 2 highlights various results obtained on these above topics. Section 3 provides a complete list of publications and student support resulting from this research. Section 4 depicts several unresolved future research issues.
2 Review of Research Results

Below is delineated a summary of various research results derived under the grant. Those already published in open literature are only abstracted here; those yet to appear are described in some detail.

Fault-Tolerant Multiprocessor Networks

In [Prad85a], a class of link- and bus-oriented regular networks was presented. Significantly, these were shown to provide optimal/near optimal fault-tolerance. Various fault-tolerant properties of these networks were analyzed extensively, as well, compared against existing networks. What is novel is the capacity of these networks to be used to design any arbitrarily large networks, by using building blocks of any given number of connections per node. (Other fault-tolerant networks, like binary cube, suffer from the so-called "fan-out" problem, requiring that the number of connections per node be increased with the size of the network).

In a subsequent paper, [Prad85b], a dynamically restructurable fault-tolerant processor network architecture was presented. What is significant about these type of networks is that the inherent logical structure can be changed to fit the application in hand. Consequently, the proposed network admits efficient execution of a large class of algorithms. Even more importantly, these networks admit a measure of fault-tolerance because the faulty network exhibits all of the important properties of the fault-free network.

Of special note is a recommendation that this particular network [Prad85b] has
significant potential for SDI application, from a recent study conducted by Control Data under the sponsorship of Rome Air Development Center [Appendix].

Several bus oriented fault-tolerant networks were reported on, as well, in [PrSc84].

Key considerations in the design of fault-tolerant multiprocessor systems are testing and diagnosis. A fault-tolerant system must also be testable with a high degree of confidence. Reliability of the system, itself, otherwise is compromised. Distributed self-diagnosis is a promising approach to testing/diagnosis problems. Here, by interrupting the computation, the processors are able to test certain of the other processors, determining if they are faulty. Interesting in this approach is its ability to be used in both acceptance testing and concurrent testing of multiprocessor systems. A new methodology was pursued, with the objective of minimizing testing overhead as well as of achieving greater test reliability, and/or more frequent testing. Several important results were published in [MePr85].

DeBruijn Multiprocessor Networks

Certain interesting work on networks able to solve a wide variety of problems evolved, described in some detail below.

Successfully grouped into various classes are computational problems. These are important classifications, include the pipeline class, multiplex class, the NP-complete class, the ASCEND and DESCEND classes, as well as the decomposable searching class.

Problems in the pipeline class can be efficiently solved in a pipe (known also as a linear array). Depending on the problem, data may flow in one direction or in both
directions, simultaneously. Matrix-vector multiplication is a typical example of problems solvable with one-way pipeline algorithms. Band matrix-vector multiplication, recurrence evaluation and priority queues are problems that can be solved by two-way pipeline algorithms.

The *multiplex class* covers a range of problems characterized by: (1) Operation on N data operands to produce a single result; (2) Evaluation can be described by a tree. This category includes evaluation of general arithmetic expressions, polynomial evaluation, etc. The natural computation graph for this paradigm is a tree, whose nodes correspond to operations, and whose edges correspond to dataflow between operations. The CBT (complete binary tree) can be used to solve the problems belonging to this class. For another important class of problems, the *NP-complete class*, the CBT can efficiently implement exhaustive search algorithms, where time complexity still is exponential.

The *ASCEND and DESCEND classes* are comprised of highly parallel algorithms. The paradigm of the algorithms in this class is the iterative rendition of a divide-and-conquer scheme. The input and output are each a vector of $N (= 2^k)$ data items; “divide” refers to two subproblems of equal size; the “marry step” combines the results of two subproblems, executing a single operation on corresponding pairs of data items. Assume that input data $D_0, D_1, \ldots, D_{N-1}$ are stored, respectively, in storage locations $T[0], T[1], \ldots, T[N-1]$. An algorithm in the DESCEND class performs a sequence of basic operations on pairs of data that are successively $2^{K-1}, 2^{k-2}, \ldots, 2^1, 2^0$ locations apart. In terms of the above divide-and-conquer model, the marry step involves pairs
of $2^0$ locations apart. In the dual class (the ASCEND class), the basic operations are performed on the data that are successively $2^0, 2^1, \ldots, 2^{k-1}$ locations apart; the marry step involves pairs of $2^{k-1}$ locations apart. These problems can be solved in the SE and the CCC.

Problems in the decomposable searching class can be described as illustrated. Preprocess a set $F$ of $N$ objects into a data structure $D$, such that certain kinds of queries about $F$ can be answered quickly. A searching problem is decomposable if the response to a query $Q$, asking the relation of an object $z$ to the set $F$, can be written as: $Q(z, F) = \delta q(z, f)$, for all $f$ in $F$, where $f$ is an element in $F$, $\delta$ is a binary operator which is associative, commutative and has an identity, and where $q$ is the query asking the relation of the object $z$ to the element $f$. The TM described solves this large class of searching problems.

Multiprocessor networks based on undirected binary de Bruijn graphs, able to solve all of the above mentioned classes of problems were presented in [PrSa87]. No other such network has, we believe, yet been identified. Another paper [PrSa85] presented a corollary of the above work, demonstrating that these networks can perform efficient sorting algorithms in various different input/output modes.

Also last year, in collaboration with researchers from the University of Wisconsin, we studied the problem of reconfiguration of interleaved memory in the presence of faults. These results will appear shortly in the 1987 IEEE/ACM Computer Architecture Symposium, and are described below in some detail, not reported on previously.

In a computer system that consists of a processing unit (CPU) connected to a
memory system, the rate at which the CPU can process information is limited by the rate at which the memory can supply this information. Furthermore, the information-processing rate of the CPU is also limited by the bandwidth of the interface between the CPU and the memory. This is the well-known von Neumann bottleneck. Consequently, a decrease in the bandwidth of a memory system will directly affect the performance of the overall computer system.

There are two main approaches to attain a memory system with a high bandwidth. The first involves the use of a high-speed buffer or cache memory and the second involves the use of several memory banks connected in an interleaved fashion. Though the use of cache memories has become widespread, their utility is limited by their size. While cache memories are very effective for instructions and scalar data items, they have not proven to be effective for numeric processing machines that utilize large data structures (such as arrays). For such systems, in order to achieve a high-bandwidth memory system, one is forced to use interleaved banks of memory. Of course, the best effect is achieved by using a cache memory for instruction buffers (analogous to an instruction cache), large B and T register file (analogous to a cache for scalar data) and an interleaved memory for non-scalar data.

In an interleaved memory system that consists of \( N \) independent memory banks (or modules), by associating address latches and data latches with each bank, \( N \) different memory accesses can be carried out simultaneously. By doing so, the bandwidth of the memory system can be increased to \( N \) times the bandwidth of a single bank. A processing system that utilizes a cache memory for instructions and an interleaved
A memory system for data is shown in Figure 1. The bandwidth of interleaved memories has been the subject of extensive study. Apart from the referencing behavior of programs, the main factor that influences the bandwidth of interleaved memory banks is the manner in which the addresses are distributed amongst the banks. Given the distribution of data amongst the memory banks, the appropriate address bits can be used to select the bank that contains the desired data item. Generally the number of banks, \( N \) that are used to build an interleaved memory is a power of 2, i.e., \( N = 2^q \) where \( q \) is an integer. In such a system, \( q \) bits of the address suffice to select a bank and the remaining bits are used to select a word within a bank. If the \( q \) bits are the high-order bits of the address space, the scheme is a high-order interleaving scheme whereas a low-order interleaving scheme results if the low-order \( q \) bits are used to select the bank.

Figure 1: A Processor with an Interleaved Memory System
We should mention that an interleaving scheme is not restricted to using only a power of 2 number banks. Interleaving schemes that utilize a prime number of memory banks have been investigated and implemented. However, the utility of such a scheme in high performance machines is limited because of the complex logic that is needed to determine the appropriate bank/word from a given address.

In a high-order interleaved memory system, consecutive memory addresses lie in the same bank. Therefore, if the memory is referenced sequentially, consecutive memory references access the same bank and no increase in bandwidth is obtained. In a low-order interleaved memory system, consecutive addresses lie in different banks. Now, if the memory is accessed sequentially, consecutive references will access different banks, thereby increasing the bandwidth of the memory. Since the memory referencing pattern for most programs is generally sequential (because of sequential instructions and array structures with a constant stride of unity), a low-order interleaved memory system generally has a higher bandwidth than a high-order interleaved memory system.

A low-order interleaving scheme has a major drawback – it is not modular, i.e., a failure in a single bank affects the entire address space. If no precautions are taken to handle such a situation, the bandwidth of the memory and consequently the performance of the processor could be degraded to an intolerable extent. In this paper, we study the organization of interleaved memories such that faults in the memory system degrade the performance in a graceful manner. We restrict our study to an interleaved memory system that starts out with a power of 2 number of banks and uses a low-order interleaving scheme. The ideas presented in [Pr et.al.87] can be extended
to other interleaved memory schemes.

Faults in Interleaved Memories

Consider a memory that consists of several groups of interleaved memories with each group consisting of several banks. The number of banks in a group is a power of 2, say $2^r$, and the banks within a group are fully interleaved. Thus, the banks within a group can be selected using a $r$-bit bank selection address field. Different groups can have a different number of banks in them. Thus group $G_1$ may consist of 4 banks while group $G_2$ may have only 1 bank. If the total number of banks in the memory system is $2^k$ where $k$ is an integer, then there is only one group. This is the situation that exists in a conventional interleaved memory system without any faulty banks. Therefore, if each of the $2^q$ banks in the single group contains $2^p$ words, then the total addressable main memory of the system is $2^q$ (where $n = p + q$) words. Using a low-order interleaving scheme, bits $A_{q-1} \ldots A_0$ of the $n$-bit address $A_{n-1} A_{n-2} \ldots A_0$ (where $A_{n-1}$ is the most significant bit) are used to select the bank and the remaining $p$ bits, i.e., bits $A_{n-1} A_{n-2} \ldots A_q$ are used to select a word within a bank.

Consider what happens when a bank is deleted from a memory system that contains a single group of banks. This is exactly what happens when a fault in the memory system results into the loss of one complete bank. Therefore, our fault model is that a fault results in the loss of a complete bank of memory. We assume that a mechanism that detects the presence of a faulty bank exists. Such a fault-detection scheme is not the subject matter of this paper. Our main thrust is to evaluate the loss in performance when a fault is reported and how the memory system might be
organized so that the resulting degradation in performance is graceful.

If the memory system loses one bank, the number of banks in memory is reduced to $2^q - 1$ and the total addressable physical memory is reduced to $(2^q - 1)2^p$ words. The program must be stopped, correct information recovered from the backup store, the address translation mechanism informed about the faulty bank and program execution restored. However, since $2^q - 1$ is not a power of 2, the banks no longer form a single group and the system loses its capacity to interleave memory requests. Without interleaving, the bandwidth can be catastrophic to the performance of a high-speed CPU. What could we possibly do to salvage some of this lost memory performance?

Two approaches follow.

The first approach involves the use of spare memory banks. After a faulty bank is detected, a spare bank can take its place. However, as more banks become faulty, the system will eventually run out of spare banks if the spare banks cannot be replaced. Once all the spare banks have been exhausted, another fault-tolerance scheme must come into play.

**Reconfiguration of Non-faulty Banks**

An alternative approach is to reconfigure the remaining non-faulty banks in order to salvage some of the lost performance. Such an approach could also be used if a system has spares but runs out of them eventually. The banks are reconfigured so that their bandwidth is improved. No doubt, a smaller physical memory will result in a larger probability of a page fault.

How might we organize the fault-free banks so that the performance is not
degraded to an intolerable extent? A simple solution that could be used to salvage some of the lost bandwidth is to reduce the number of addressable banks to the nearest power of two, i.e., \(2^{q-1}\) thereby achieving a maximum bandwidth of \(2^{q-1}\) words per memory cycle. While the address translation and bank selection mechanism is quite straight-forward, \(2^{q-1} - 1\) banks of fault-free physical memory are not addressable and therefore unutilized. With such a simple reconfiguration scheme, although the bandwidth may be high, it is likely to result into a high page fault rate compared to a scheme which uses all \(2^{q-1}\) fault-free memory banks. A scheme that does not utilize all \(2^{q-1}\) memory banks may, therefore, perform poorly in spite of its high bandwidth. Hence, any scheme used to improve the memory performance must not only organize the fault-free banks in an interleaved manner to maximize the bandwidth, but it must also make sure that the available memory is being utilized to its fullest extent so that the performance degradation due to page faults is minimized.

Another important factor that must be kept in mind is the effect of the reconfiguration hardware on delay in the address and data path. One advantage of a low-order interleaving scheme is that the decoding logic needed to generate the bank select signals is very simple. Therefore, the delay in the address path between the processor and main memory is small. It is desirable to keep this delay small because any delay in this path will have a direct impact on the latency of each memory request. In the proposed reconfiguration, we pay special attention to this critical path performance. Thus, in addition to making the best use of available memory resources, we must also minimize the delay due to the additional hardware.
The Reconfiguration Scheme

The proposed scheme reconfigures the remaining banks using a combination of high-order interleaving and low-order interleaving. All non-faulty banks are partitioned into sets. Thus, if \(2^{q-1} - 1\) banks were available, they would be partitioned into \(q\) sets. These \(q\) sets form 2 subsets; subset \(S_0(2^{q-2})\) and \(S_1(2^{q-2} - 1)\). A set containing a power of 2 banks is called a group. Therefore, \(S_0(2^{q-1})\) has one group \(G_0(2^{q-1})\) that has \(2^{q-1}\) banks and \(S_1(2^{q-1} - 1)\) is made up of group \(G_{10}(2^{q-2})\) which has \(2^{q-2}\) banks and the subset \(S_1(2^{q-2} - 1)\) which has \((2^{q-1} - 1)\) banks. This recursive partition stops when \(S_1\) has only one bank. Clearly, the number of banks in each group is a power of 2, with unity being a special case. An example of the partitioning of 7 memory banks into groups is given in Figure 2. Banks within each group \(G_i(2^k)\) are organized for low-order interleaving; high-order address bits are used to determine the group. If there is only one group, e.g., in the fault-free case, no group selection needs to be done. The low-order \(q\) bits of the address select the bank and the high-order \(p\) bits...
of the address select the word within the bank. With one fault, the number of groups becomes \( q \) with the number of banks \( = 2^q - 1 \). Therefore, \( q \) bits suffice to uniquely identify \( 2^q - 1 \) correct and one faulty bank. An address is decoded as follows: the most significant bit of the address, \( A_{n-1} \), is used to select either group \( G_0(2^{q-1}) \) or subset \( S_1(2^{q-1} - 1) \). If group \( G_0(2^{q-1}) \) is selected, then bits \( A_{q-2}...A_0 \) are used to select one of the \( 2^{q-1} \) banks within the group and bits \( A_{n-2}...A_{q-1} \) are used to address the word within the bank. If \( S_1(2^{q-1} - 1) \) is selected, then bit \( A_{n-2} \) of the address is used to select either \( G_{10}(2^{q-2}) \) (with bits \( A_{q-3}...A_0 \) used to select a bank within this group) or \( S_1(2^{q-2}) \) and so on. Note that this group identification scheme resembles the decoding scheme used to decode Huffman-encoded information. If there is only a single faulty bank, it is always indicated by a string of 1's in the \( q \) bits that are used to identify the bank number. Once the group number has been determined from the address, the appropriate \( p \) bits are used to select the work within the bank. The logic that decodes the address is now more complex than a simple decoder. We call this logic the Address Transliterator (AT). Each memory address now passes through the AT before it is forwarded to the memory system (Figure 3). The design of the AT is discussed in detail in Section 4. The inputs to the AT are \( n \)-bit physical memory address and a \( 2^q \)-bit vector, the Bank Status Indicator (BSI), that indicates the status of each bank. The output from the AT is the appropriate bank address and the address of the work within the bank.

Performance Evaluation

In order to evaluate the performance of the reconfigured memory system, we
carried out a trace-driven simulation of several programs on the VAX-11. A trace of instruction and data references were obtained for each program. Data from the trace files was fed into a program that simulates the interleaved memory system and determines the bandwidth. The simulation model used was similar to that used by other researchers. Memory references are divided into instruction references (put in the instruction queue) and data references (put in the data queue). During each memory cycle, requests in both queues are scanned alternately. The scanner stops admitting requests if a bank conflict occurs. We make the following assumptions; no interactions may occur between the instruction request stream and the data request stream, ii) no self-modifying code and iii) an additional data cycle is issued if the data queue is full.

**The Performance Metric**

Along with the bandwidth of the reconfigured memory system, the other im-
portant performance measure is the number of page faults. We combine these two measures into a single metric, $P$. The performance metric $P$ is defined as:

$$ P = \text{total data trace length} \times \text{data bandwidth} \times \text{data pages allocated to a process} + \text{time to process a page fault} \times \text{data pages allocated to a process} \times \text{number of data page faults}. $$

The metric $P$ is then normalized with respect to $P$ for the fault-free case.

**Experiments and Results**

We evaluated the reconfigured memory system for 4 different programs: i) *nroff*, which is a text formatter, ii) *compact*, which is a program that compresses a file using an adaptive Huffman encoding, iii) *boyer*, which is a theorem proving program and, iv) *tak*, which is an execution of the Takeuchi function. Initially, 16 banks of memory are present. The system uses demand paging with a page size of 2K bytes and a bus width of 4 bytes. The number of instruction and data references traced and the number of data pages used during a trace of the program is given in Table 1.

A program is allocated a fixed number of data pages (maximum of 32) for its use. A least recently used (LRU) replacement policy is used to replace a page when a page fault occurs and no free page frame is available. We assume that all instruction references are serviced by the instruction cache, i.e., only data requests to the interleaved memory. A loss of memory bank results in less data pages available for the program, but does not affect the instruction pages. Thus, the number of data pages allocated to a program is reduced when a bank is reported to be faulty. The
pages are distributed amongst the groups of the reconfigured memory in proportion to the number of banks in the group. Any page lies completely within a group. For example, if there are 2 groups consisting of 8 and 4 banks respectively, a process will place 67% of its data pages in the group of 8 banks and the remaining pages in the group of 4 banks. The time to process a page fault is 2000 memory cycles.

Using the above parameters, we calculated the value of $P$ as the number of addressable memory banks reduced. The results are presented in Tables 2-5. In all cases, there is a significant increase in the page fault rate when fewer memory banks (pages) are available. The decrease in data bandwidth, however, is not very significant. The performance metric $P$ degrades in a graceful manner as opposed to a sudden change if the number of addressable memory banks was reduced to 8 when a single bank became faulty.
### Table 2: Result for *nroff*

<table>
<thead>
<tr>
<th>Number of Banks</th>
<th>Bandwidth</th>
<th>Page Faults</th>
<th>Page Fault rate (%)</th>
<th>Pages</th>
<th>P (normalized)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>2.934366</td>
<td>58</td>
<td>0.032433</td>
<td>28</td>
<td>1.00000</td>
</tr>
<tr>
<td>15</td>
<td>2.744169</td>
<td>83</td>
<td>0.046412</td>
<td>26</td>
<td>1.21310</td>
</tr>
<tr>
<td>14</td>
<td>2.738286</td>
<td>136</td>
<td>0.076049</td>
<td>24</td>
<td>1.63396</td>
</tr>
<tr>
<td>13</td>
<td>2.740889</td>
<td>141</td>
<td>0.078845</td>
<td>22</td>
<td>1.54193</td>
</tr>
<tr>
<td>12</td>
<td>2.735506</td>
<td>173</td>
<td>0.096739</td>
<td>20</td>
<td>1.66063</td>
</tr>
<tr>
<td>11</td>
<td>2.663697</td>
<td>217</td>
<td>0.121343</td>
<td>18</td>
<td>1.82068</td>
</tr>
<tr>
<td>10</td>
<td>2.698165</td>
<td>300</td>
<td>0.167755</td>
<td>16</td>
<td>2.15169</td>
</tr>
<tr>
<td>9</td>
<td>2.675584</td>
<td>362</td>
<td>0.202425</td>
<td>14</td>
<td>2.23471</td>
</tr>
<tr>
<td>8</td>
<td>2.614926</td>
<td>1180</td>
<td>0.659837</td>
<td>12</td>
<td>5.88173</td>
</tr>
</tbody>
</table>

### Table 3: Result for *compact*

<table>
<thead>
<tr>
<th>Number of Banks</th>
<th>Bandwidth</th>
<th>Page Faults</th>
<th>Page Fault rate (%)</th>
<th>Pages</th>
<th>P (normalized)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>2.906916</td>
<td>23</td>
<td>0.011203</td>
<td>14</td>
<td>1.00000</td>
</tr>
<tr>
<td>15</td>
<td>1.945492</td>
<td>51</td>
<td>0.024842</td>
<td>13</td>
<td>1.65233</td>
</tr>
<tr>
<td>14</td>
<td>1.959561</td>
<td>171</td>
<td>0.083294</td>
<td>12</td>
<td>3.28353</td>
</tr>
<tr>
<td>13</td>
<td>2.796937</td>
<td>467</td>
<td>0.227474</td>
<td>11</td>
<td>6.78702</td>
</tr>
<tr>
<td>12</td>
<td>2.698449</td>
<td>1048</td>
<td>0.510477</td>
<td>10</td>
<td>13.30331</td>
</tr>
<tr>
<td>11</td>
<td>2.583589</td>
<td>2334</td>
<td>1.136884</td>
<td>9</td>
<td>26.16874</td>
</tr>
<tr>
<td>10</td>
<td>2.648802</td>
<td>3986</td>
<td>1.941567</td>
<td>8</td>
<td>39.44058</td>
</tr>
<tr>
<td>9</td>
<td>2.573625</td>
<td>5382</td>
<td>2.621555</td>
<td>7</td>
<td>46.49029</td>
</tr>
<tr>
<td>8</td>
<td>2.546427</td>
<td>6497</td>
<td>3.164668</td>
<td>6</td>
<td>48.04679</td>
</tr>
</tbody>
</table>

### Table 4: Result for *boyer*

<table>
<thead>
<tr>
<th>Number of Banks</th>
<th>Bandwidth</th>
<th>Page Faults</th>
<th>Page Fault rate (%)</th>
<th>Pages</th>
<th>P (normalized)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>3.283168</td>
<td>1465</td>
<td>0.637314</td>
<td>32</td>
<td>1.00000</td>
</tr>
<tr>
<td>15</td>
<td>2.808648</td>
<td>1696</td>
<td>0.737805</td>
<td>30</td>
<td>1.08557</td>
</tr>
<tr>
<td>14</td>
<td>3.109895</td>
<td>1962</td>
<td>0.853522</td>
<td>28</td>
<td>1.16605</td>
</tr>
<tr>
<td>13</td>
<td>3.042513</td>
<td>2328</td>
<td>1.012742</td>
<td>26</td>
<td>1.28146</td>
</tr>
<tr>
<td>12</td>
<td>3.142504</td>
<td>2754</td>
<td>1.198063</td>
<td>24</td>
<td>1.39528</td>
</tr>
<tr>
<td>11</td>
<td>2.957110</td>
<td>3209</td>
<td>1.396000</td>
<td>22</td>
<td>1.48859</td>
</tr>
<tr>
<td>10</td>
<td>2.997978</td>
<td>4454</td>
<td>1.937609</td>
<td>20</td>
<td>1.87179</td>
</tr>
<tr>
<td>9</td>
<td>2.223019</td>
<td>6696</td>
<td>2.912938</td>
<td>18</td>
<td>2.53037</td>
</tr>
<tr>
<td>8</td>
<td>2.997796</td>
<td>8895</td>
<td>3.869561</td>
<td>16</td>
<td>2.97776</td>
</tr>
<tr>
<td>Number of Banks</td>
<td>Bandwidth</td>
<td>Page Faults</td>
<td>Page Fault rate (%)</td>
<td>Pages</td>
<td>P (normalized)</td>
</tr>
<tr>
<td>----------------</td>
<td>-------------</td>
<td>-------------</td>
<td>---------------------</td>
<td>-------</td>
<td>---------------</td>
</tr>
<tr>
<td>16</td>
<td>3.687766</td>
<td>605</td>
<td>1.108262</td>
<td>32</td>
<td>1.000000</td>
</tr>
<tr>
<td>15</td>
<td>2.936841</td>
<td>674</td>
<td>1.234658</td>
<td>30</td>
<td>1.046026</td>
</tr>
<tr>
<td>14</td>
<td>3.110719</td>
<td>759</td>
<td>1.390365</td>
<td>28</td>
<td>1.096997</td>
</tr>
<tr>
<td>13</td>
<td>2.535061</td>
<td>823</td>
<td>1.507602</td>
<td>26</td>
<td>1.106195</td>
</tr>
<tr>
<td>12</td>
<td>3.379349</td>
<td>895</td>
<td>1.639494</td>
<td>24</td>
<td>1.105987</td>
</tr>
<tr>
<td>11</td>
<td>3.261051</td>
<td>993</td>
<td>1.819015</td>
<td>22</td>
<td>1.124167</td>
</tr>
<tr>
<td>10</td>
<td>2.967439</td>
<td>1112</td>
<td>2.037004</td>
<td>20</td>
<td>1.144263</td>
</tr>
<tr>
<td>9</td>
<td>3.130943</td>
<td>1198</td>
<td>2.194541</td>
<td>18</td>
<td>1.108388</td>
</tr>
<tr>
<td>8</td>
<td>3.266726</td>
<td>1389</td>
<td>2.544422</td>
<td>16</td>
<td>1.140882</td>
</tr>
</tbody>
</table>

Table 5: Result for $tak$
3 Publications Supported by AFOSR 84–0052


Publications Pending


Graduate Students Supported Through AFOSR 84–0052

M.R. Samatham (Ph.D. Student)

Fred Meyer (Ph.D. Student)

John Petrovick (M.S. Student)

Najmi Jarawala (M.S./Ph.D. Student)
4 Research in Progress and Future Directions

4.1 Consensus with Dual Failure Modes

Consider a distributed system of processing elements (nodes) connected by a point-to-point network. One of the common problems is to maintain clocks (or some other concept of time) in approximate synchrony despite differences in the clock rates of individual processors and despite some faulty processors.

We consider a generalization of the clock synchronization problem called interactive consistency that involves reaching agreement on some value being sent by one of the processors, say s. Let $v(s)$ be the value that s wishes to transmit. Each processor decides on some value as having been sent by s.

Interactive consistency is defined as satisfying the following two requirements:

- **agreement** any two good processors decide that the same value was sent by s
- **sanity** if s is a good processor, then the value that any good processor decides was sent by s is, in fact, $v(s)$

The agreement requirement ensures that faulty processors cannot cause two good processors to "believe" different things. The sanity requirement ensures that consistency cannot be achieved by simply agreeing on a default value.

Figure 4 shows why it is impossible to reach agreement in the presence of one (malicious) fault when there are only three processors. The left illustration depicts the
nature of messages sent when node $i$ is transmitting the value 1 and node $j$ is faulty. The right illustration depicts the nature of messages sent when node $i$ is faulty and sends conflicting values to $j$ and $k$. Node $k$ is unable to distinguish between these two scenarios.

![Diagram](image)

Figure 4: Agreement impossible with only three nodes

We consider systems where either or both of two types of faults may occur: benign or malicious. We have accomplished the following: (1) established a taxonomy of processor failure modes, (2) established a continuum between previous results on necessary and sufficient conditions for consensus algorithms to exist, and (3) developed more general algorithms to handle systems with two failure modes—achieving much improved reliability.

We have established a taxonomy that categorizes faults by their behavior. (See F. Meyer and D. Pradhan, “Consensus with dual failure modes,” *Proc. 17th Fault-Tolerant Comput. Symp.*, for details). There are many possible failure modes. The three most thoroughly examined failure modes are: (1) Byzantine, (2) Authenticated,
and (3) Dormant. Figures 5, 6, and 7 illustrate the sort of behavior that such faults may exhibit. The Dormant (Byzantine) failure mode has the most (least) constraints on its behavior.

We have taken malicious failures to be Byzantine and benign failures to be Dormant. Previous researchers have developed algorithms that function in the presence of one of these two failure modes. F. Cristian, et al, "Atomic broadcast: From simple message diffusion to Byzantine agreement," *Proc. 15th Fault-Tolerant Comput. Symp.* gave a very simple algorithm that contends with any number of benign failures. But the algorithm almost always fails whenever a failed processor exhibits any behavior outside the constraints of a dormant failure (for instance, if it sends an incorrect message). D. Dolev, et al, "An efficient algorithm for Byzantine agreement without authentication," *Information and Control*, no. 52, gave a relatively efficient algorithm to contend with
Figure 6: Authenticated fault is constrained by encrypted messages

![Figure 6](image)

Figure 7: Dormant fault commits only faults of omission

![Figure 7](image)
a maximal number (about one-third of the processors) of malicious failures.

Figure 8 plots the reliabilities achieved by these two algorithms. The plot is for a 64-node system. The horizontal axis plots the probability a given fault is malicious for the range from zero to ten percent. The vertical axis shows the negative of the common log of the probability that the faults present exceed what the algorithm is rated to handle (so 2.0 equates to a probability of one percent). It might seem that for most systems, probability malicious is small. This plot shows that the system designer cannot casually assume that probability malicious is negligible. Of course, reliability decreases as probability malicious increases, even though the plot shows the reliability of the [Dolev, et al] algorithm increasing. We have kept the expectation of [the number of failures plus twice the number of malicious failures] constant so that the plot would be better constrained on the vertical axis. So the slope of the plot for the [Cristian, et al] algorithm is even steeper.

[Dolev, et al] suggested a way of moderately reducing the number of messages sent when few faults are expected. We have modified this algorithm to allow for a variable reduction in message complexity and to take advantage of the extra messages sent by using them to tolerate benign failures. As a result, we can tolerate a mixture of benign and malicious failures, thereby improving reliability. The reliability achieved, however, is slightly sensitive to the accuracy of the designer's estimate of probability malicious.

To overcome this sensitivity, we have developed another algorithm (called mixed-sum algorithm) that achieves still greater reliability and does not depend on probability
Figure 8: Reason for Considering Dual Failure Modes
Figure 9: Potential Reliability Improvement
malicious. This algorithm is an adaptation of the algorithm given by L. Lamport, et al, "The Byzantine generals problem," *ACM Trans. Prog. Lang. & Sys.*, vol. 4, no. 3. Our algorithm achieves the provably maximal reliability under the dual failure mode model. Figure 9 plots the reliability achieved by (1) the better of the [Cristian, et al] or [Dolev, et al] algorithms against (2) our mixed-sum algorithm. Attention should be drawn to the significant improvement in the critical region (0 to 10 percent probability of malicious failure).

The [Lamport, et al] algorithm has a very large message complexity. While our mixed-sum algorithm shares this drawback, we are continuing this research to (1) develop a more efficient mixed-sum algorithm, (2) analyze other failure modes suggested by our taxonomy, and (3) consider bus networks (instead of point-to-point).

### 4.2 Methodologies for Designing Defect-Tolerant, Reliable, Testable VLSI Systems and Evaluating their Costs

This research aims at developing methodologies for designing VLSI systems which are: defect-tolerant, reliable, testable. Also it evaluates the penalty that has to be paid in terms of area, performance, yield, etc., to achieve such properties. Random Access Memories (RAMs) are to be investigated initially, because these devices are the highest density VLSI devices to be fabricated commercially. Though they are very difficult to test, their regularity permits innovation and experimentation and the results obtained can be extended to other, less regular systems. Finally, because of the low cost and wide usage of RAMs, any architectural improvements that result in increased yield or
enhanced performance is likely to have considerable practical significance.

4.3 Results

4.3.1 TRAM Architecture

A new architecture for Multi-Megabit RAMs, the Tree Random Access Memory (TRAM) architecture, has been developed. Applying the principle of divide and conquer, the RAM is partitioned into modules, each appearing as the leaf node of a binary interconnect network. This network carries the address/data/control bus which permits the nodes to communicate with the outside world and with certain test logic embedded within the chip. Such an architecture is shown to be fault-tolerant, improving both yield and reliability. Also, it is easily partitionable, improving the probability of generating partially good products. Parallelism in testing, and partial self test results in a dramatic savings of testing time. Finally, unlike other fault tolerant/testability schemes, this approach promises improved performance in terms of lower access times, as well as reduction in the time required to refresh the device. These benefits are obtained at only a small increase in chip area. These results are obtained by detailed VLSI area/performance models that take into account implementation and technology dependencies.
4.3.2 On chip error control coding for yield and reliability enhancements in dynamic RAMs

Reduction in the DRAM cell size has increased its susceptibility to alpha particle radiation. On chip error detection and correction can provide operational fault tolerance against these soft errors. This research proposes and analyzes two new coding techniques for on chip ECC: the product code with full code word correction on each access and the odd-weight-column codes. Our proposed design differs from earlier designs in its implementation, with the potential for better performance as well as better reliability through smaller error latency. The area/performance costs of implementing these codes are analyzed for three RAM sizes – 1M, 4M and 16M – and for varying numbers of information bits – from 64 bits to 2K bits. The analysis shows that the area cost of implementing these codes is low (≤ 10%) for large RAMs. For each of the RAM sizes, it also predicts the optimal number of information bits for both codes that will minimize area and performance cost. Overall, it is seen that the odd-weight-column codes have a lower area and performance cost. The analytical model used is quite general and can be used to analyze the cost/performance of other codes, as well as other fault/defect tolerant techniques.

4.4 Work in Progress

1. For the TRAM architecture, techniques to simplify restructuring the architecture—both during fabrication and in real time—are being explored. These would not only simplify the generation of partially good products, thus increasing the effec-
tive yield, but also permit graceful degradation in the event of real time failures. Detailed yield and reliability modelling is in progress.

2. A major implementation of the TRAM architecture is in progress. A 256K RAM, organized as 16 nodes of 16K bits each, is being designed in 1.25μm CMOS technology. This will be fabricated by MOSIS and tested.

3. Yield and reliability analysis is in progress for DRAMs using on chip error control coding. An interesting possibility that is being explored is the use of the hardware that is already present for generating the checkbits/syndrome, for aiding off line testing.

4. The TRAM architecture is being extended for Wafer Scale Memory Systems. Because of its hierarchical redundancy, easy restructurability and the H-tree bus structure that equalizes the access time to all nodes, this architecture is particularly suited for Wafer Scale implementation. However, the degree of redundancy, and the area, yield, performance, testability tradeoffs are very different for WSI and these are being explored.

5. The concepts developed for RAMs are being extended to other parallel computing structures.
Appendix

1. Copy of letter from Control Data to RADC

2. Copies of selected publications:


January 7, 1987

Prof. Dhiraj K. Pradhan
Department of Electrical
and Computer Engineering
University of Massachusetts
Amherst, MA 01003

Dear Prof. Pradhan:

Attached is a copy of the letter I wrote to Mr. Kaminski at RADC. Mr. Kaminski is the person you need to contact for a copy of the Tightly Coupled Network for VHSIC Architectures Final Report.

Sincerely,

James W. Chapman
Control Data Corporation

/sh
Attachment
December 16, 1986

RADC/COTC
Griffiss Air Force Base
Rome, New York 13441

ATTN: Robert Kaminski

Dear Mr. Kaminski:

As an author of the Tightly Coupled Network for VHSIC Architectures Final Report that was recently submitted by Control Data, I request that Professor D. K. Pradhan be provided a copy of the report. The Professor has intense interest in fault-tolerant network architectures, and some of the results of his research has been applied in the TCN design concept presented in that report.

He is engaged in DoD sponsored research in this area under Grant AFSOR 84-0052. His mailing address is:

Prof. Dhiraj K. Pradhan
Department of Electrical and Computer Engineering
University of Massachusetts
Amherst, MA 01003

Sincerely,

James W. Chapman
Control Data Corporation

/sh
Fault-Tolerant Multiprocessor Link and Bus Network Architectures

DHIRAJ K. PRADHAN, SENIOR MEMBER, IEEE

Abstract — This paper presents a general class of regular networks which provide optimal (near-optimal) fault tolerance.

The proposed networks compare favorably to other regular networks such as leaf-ringed binary trees and cube networks. In particular, the networks proposed possess certain advantages in that the number of connections per node is neither an arbitrarily fixed number (as in leaf-ringed trees) nor does it grow arbitrarily large with the size of the network (as in cube networks). This point has significant relevance to fault tolerance in that the degree of fault tolerance provided by the network can be varied according to the design specification. Also, the networks admit simple self-routing of messages and that routing is adaptable to faults.


I. INTRODUCTION

R ECENT developments in technology have made it possible to interconnect a large number of computing elements in order to form an integrated system. Various network architectures have been proposed that are suitable for both multiprocessors and VLSI systems [1]-[8], [11]-[14], [19]-[27].

The likelihood increases of one or more elements failing with the increasing number of elements in the system. Consequently, a key consideration in the design of such systems is their overall reliability and fault tolerance. The fault tolerance of a system can be defined in various ways. One measure that possesses relevance to a system which consists of a large number of homogeneous elements is the maximum number of elements which can become faulty without disconnecting the system. That is, the assumption is made that the system can perform in a degraded mode with loss of one or more components, as long as the system is fully connected. Also, more importantly, each element can still be capable of communicating with all of the other elements in the system with ease, in spite of the faults. In the context of communication delays, the performance degradation that is due to faults may be measured in terms of the increase in path lengths, and the associated increase in the routing overhead. So, it is not only important that the system remain fully connected, but also that the nodes be able to communicate with each other fairly easily — preferably with only minor modification to the original routing procedure. It is precisely in this framework that a class of new fault-tolerant architectures has been developed here.

The proposed class of networks is regular in that all of the system nodes (elements) possess the same number of connections per node. The proposed networks favorably compare to other regular networks such as the binary cube [11], [6], generalized hypercube networks [13], cube-connected cycles [2], leaf-ringed binary tree networks [3], and De Bruijn graph networks [6], [10], [14] as seen from Table I.

In general, the proposed networks possess the following attractive features.

1) Compared to other networks, the proposed networks possess certain advantages in terms of their number of connections per node. Specifically, networks such as the binary cube require that the number of connections per node increases with the number of nodes (whereas cube-connected cycles and binary tree networks use nodes that only have three connections per node). On the other hand, the proposed network of any arbitrarily large size can be built using nodes with any specified number of connections per node. For example, given nodes with 5 connections per node, one can build a network of 256 nodes ($r = 4, m = 4$), or 1024 nodes ($r = 4, m = 5$), or in general, any arbitrarily large 4" node network.

2) The internode distances are small. The maximum internode distances are proportional to only the logarithm of the number of nodes, inversely, to the logarithm of the number of connections per node.

3) More importantly, the networks are capable of maximal or near-maximal fault tolerance.

4) Degradation that is due to an increase in the routing distances and communication overhead resulting from faults can be fairly low. A detour technique is presented that allows the network to degrade proportionately to the number of faults.

5) Also of interest is the fact that the network admits self-routing of messages, both when the network is fault free as well as when it is faulty. Self-routing refers to that ability to route messages from node to node by using information such as destination address tag bits contained within the message and where intermediate nodes perform no additional computation for routing. This is possible if the routing path can be determined algorithmically, without using routing tables and directories.
TABLE I
DIFFERENT INTERCONNECTION NETWORKS

<table>
<thead>
<tr>
<th>Network</th>
<th>Number of nodes</th>
<th>Number of connections node</th>
<th>Routing distance</th>
<th>Fault tolerance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Leaf-ringed binary tree</td>
<td>$2^n$</td>
<td>1</td>
<td>$2m + 1$</td>
<td>2</td>
</tr>
<tr>
<td>Cube-connected cycles</td>
<td>$2^n$</td>
<td>3</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Binary cube</td>
<td>$2^n$</td>
<td>m</td>
<td>$(m - 1)$</td>
<td></td>
</tr>
<tr>
<td>Generalized hypercube</td>
<td>$2^n$</td>
<td>m</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DeBruijn network</td>
<td>$r^n$</td>
<td>r or $(r - 1)$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Proposed network</td>
<td>$r^n$</td>
<td>$(r - 1)$ or $r$</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The next section presents the proposed network. Following this, Section III and Section IV develop the fault tolerance of the networks.

II. PROPOSED NETWORK

First, given a graph structure one can formulate a link network and a bus network based on the graph structure as described below. Let $G = (V, E)$ be an undirected graph where $V$ is a set of $n$ vertices represented as 0 through $(n - 1)$. The set $E$ represents the edges denoted as $(i,j)$ where $i$ and $j$ are two neighboring nodes connected by $(i,j)$ in $G$. Let $LA$ and $BA$ be defined as two mappings of $G$ into a link network and a bus network, as described below.

Let $LA(G) = (PE, C)$ where $PE$ is a set of processing elements, represented as $PE(i), PE(1), \ldots, PE(n - 1)$, which corresponds to the set of vertices in $G$. Let $C$ be the set of bidirectional communication links. There is a communication link $(i,j)$ in $C$ which connects $PE(i)$ with $PE(j)$ iff $(i,j) \in E$.

Let $BA(G) = (B, PE)$ where $B$ represents a set of buses defined as $BUS(0), BUS(1), \ldots, BUS(n - 1)$, corresponding to $n$ vertices. The set $PE$ represents the set of processing elements defined as $PE(i), PE(1), \ldots, PE(n - 1)$, which corresponds to the set of vertices in $G$. Let $C$ be the set of bidirectional communication links. There is a communication link $(i,j)$ in $C$ which connects $PE(i)$ with $PE(j)$ iff $(i,j) \in E$.

Let $LA(G) = (PE, C)$ where $PE$ is a set of processing elements, represented as $PE(i), PE(1), \ldots, PE(n - 1)$, which corresponds to the set of vertices in $G$. Let $C$ be the set of bidirectional communication links. There is a communication link $(i,j)$ in $C$ which connects $PE(i)$ with $PE(j)$ iff $(i,j) \in E$.

Let $BA(G) = (B, PE)$ where $B$ represents a set of buses defined as $BUS(0), BUS(1), \ldots, BUS(n - 1)$, corresponding to $n$ vertices. The set $PE$ represents the set of processing elements defined as $PE(i), PE(1), \ldots, PE(n - 1)$, which corresponds to the set of vertices in $G$. Let $C$ be the set of bidirectional communication links. There is a communication link $(i,j)$ in $C$ which connects $PE(i)$ with $PE(j)$ iff $(i,j) \in E$.

The proposed network may have certain advantages over the conventional shared multiple-bus design when there are large numbers of processing elements to be connected. Also, it may be noted that one of the advantages of a $BA(G)$ network over $LA(G)$ network is that it can be easily extended by adding more PE's to buses as required and there are well developed bus protocols available.

This alternate multiprocessor multibus architecture can be quite attractive where

1) a processor may not have the hardware capabilities to allow its attachment to more than a certain number of buses, and
2) for reasons of reliability, the buses may be in physically different locations; hence, a processor may not be located next to every bus.

Various relationships between $G$ and the corresponding $LA(G)$ and $BA(G)$ are described in Table II. In describing the FG networks below first the underlying graph structure FG is defined.

FG Network Design: The number of nodes in the graphs defined below is assumed to be equal to $r^n$. As seen later, the chosen values of $r$ and $m$ will determine the number of connections per PE (or BUS), the routing distance between PE's, and the degree of fault tolerance.

Here, the nodes are assumed to be numbered 0 through $(n - 1)$. Each node $r$ has an $m$-tuple representation in radix-$r$; this will be denoted as $(0, \ldots, 0, 1)$. The following defines certain relationships denoted as $a$ and $b$.

Here, it is assumed that $i = (0, \ldots, 0, i, \ldots, i)$ and $r = (0, \ldots, 0, 1, \ldots, 1)$ in radix-$r$.

Given $i, j, k$ such that $(n - 1)$, the following defines certain relationships denoted as $a$ and $b$.

$LA(I)$: $a(i, j)$ if and only if $i = (0, \ldots, 0, 1, \ldots, 1)$ and $j = (0, \ldots, 0, i, \ldots, i)$. Thus, $a$ is an end-around shift of $i$.

$BA(I)$: $k(0, \ldots, 0, k, \ldots, k)$ for all $p, 0 \leq p \leq (m - 1)$ for

1) the mappings $a$ and $b$ correspond to shuttle and
exchange mappings, respectively [8], [9], [18]).

Thus, \( i = h(j) \) implies \( j = h(i) \), \( i \) and \( j \) differ only in the last digit.

These graphs are constructed using a two-step approach. First, a skeletal graph \( SG \) is constructed, which is then augmented to obtain the fault-tolerant graph \( FG \).

The skeletal graph denoted as \( SG(r, m) \) is obtained by connecting every pair of nodes \( i \) and \( j \) that satisfy the relationship \( i = g(j) \) or \( i = h(j) \).

In the following, let \( k = (r^n - 1)/(r - 1) \). Thus, \( k = (1, 1, \ldots, 1) \) in radix-\( r \).

\( FG(r, m) \) Design, \( m = 2, r \) even: Construct an \( SG(r, 2) \) graph for the specific \( r \); then augment the graph by adding \( r/2 \) links, defined as \( (0, k), (2k, 3k), \ldots, ((r - 2)k, (r - 1)k) \).

Fig. 2 illustrates an \( FG(4, 2) \) network.

\( r \) odd: Construct an \( SG(r, 2) \) graph for the specific \( r \); then augment it by adding an extra node \( m \) which is then connected to nodes \( 0, k, 2k, \ldots, (r - 1)k \) by adding \( r \) additional links: \( (m, 0), (m, k), \ldots, (m, (r - 1)k) \).

(The resulting graph when \( r \) odd has \((m + 1)\) nodes. This extra node can be used as a spare and as shown later, is useful for routing when faults occur in the system.)

\( FG(r, m) \) Design, \( m = 3, r \) odd:

Let \( q = \begin{cases} (r^n - 1)/(r - 1) & \text{for } m = \text{even}, \\ (r^n - 1)/(r - 1) & \text{for } m = \text{odd}. \end{cases} \)

Thus, in radix-\( r \),

\[ q = \begin{cases} (0, 1, 0, 1, \ldots, 0, 1) & \text{for } m = \text{even}, \\ (1, 0, 1, 0, \ldots, 1, 0, 1) & \text{for } m = \text{odd}. \end{cases} \]

\( r = 2 \) Construct an \( SG(2, m) \) graph for the given \( m \), then add links: \( (0, k), (k, k + q), \) and \( (q, 0) \). For odd \( m \), add an additional link \( (k - q, q) \).

\( FG(2, 4) \) graph is illustrated in Fig. 3.

Add \( r \) links, as defined below: \( (0, k), (k, 2k), \ldots, ((r - 2)k, (r - 1)k) \). If \( m = \) even, \( m = \) odd, add additional \( (r^2 - r)/2 \) links defined by the following expression for all \( a, b, a \neq b \) and \( 0 \leq a, b \leq (r - 1) \):

\[ (arq - bq, (r + 1 - arq + (r - 1 - bq)). \]

Fig. 4 illustrates \( FG(3, 3) \) graph.

The following basic properties of \( FG(r, m) \) networks can be easily proven.

Theorem 1: \( FG(r, m) \) is a regular network of degree \( r \) if \( m = 2 \).

Theorem 2: \( FG(r, m) \) is a regular network of degree \( r + 1 \) if \( r \leq 3 \) and \( m \geq 3 \).

Theorem 3: \( FG(2, m) \), \( m \geq 3, m = \) even are regular networks of degree 3. For \( m = \) odd, all nodes are of degree 3 except nodes \( q \) and \((k - q) \), which have degree 5.

Thus, the \( LA(FG) \) and \( BA(FG) \) networks derived from \( FG \) will have the following characteristics. Each PE in \( LA(FG) \) will have the same number of links connected to it - either \( r \) or \( r + 1 \). Analogously, each bus in \( BA(FG) \) will be connected to the same number of PE's - either \( r \) or \( r + 1 \). Thus, from the point of view of 10 ports and inter-
connections, these networks can be considered regular. The similarities and differences are noted that exist between the link network and the bus network, are described in Table II.

The following shows that a path always exists of length at most \((2m - 1)\), given any pair of nodes in \(FG(r, m)\) networks. First, it may be noted that in the link architecture \(LA(\Gamma, G)\), transmitting data from one PE to another PE may require one or more hops through other PE's in the path. Similarly, in the bus architectures \(BA(\Gamma, G)\), direct transfer is possible only when both of the processing elements are connected to the same bus, i.e., \(PE(u, v)\) can transfer to \(PE(u, v)\) if \(x = u\) or \(y = u\). In other cases, a transfer would require one or more interbus transfer through the connecting PE's. However, the difference between the bus architecture and the link architecture, insofar as formulating a routing path between a source and a destination PE is concerned, is that in the bus architecture various choices exist depending on the various combinations of the source and destination buses. For example, given \(PE(u, v)\) as the source and \(PE(u, w)\) as the destination, \(PE(u, v)\) can initiate the transmission on bus \(x\) or \(v\), and \(PE(u, w)\) can receive it from bus \(u\) or \(w\) as illustrated in Fig. 5.

However, topologically, there are certain equivalences between paths in \(LA(\Gamma, G)\) and \(BA(\Gamma, G)\). Given a PE-to-PE path in the link architecture, there is an equivalent BUS-to-BUS path in the bus architecture. If an inter-PE transfer constitutes a single hop, both of these paths will have the same number of hops. On the other hand, given a PE-to-PE path in \(BA(\Gamma, G)\), there is an equivalent link to the link path in \(LA(\Gamma, G)\). Below, the routing in these networks is described in the context of the link network \(LA(\Gamma, G)\). The formulation below can be adapted for the bus architecture \(BA(\Gamma, G)\) as well.

Consider the following path from the source \(PE(x)\) to the destination \(PE(d)\). Let \(x = (i, j, k)\) and \(d = (j, i, d)\) in radix-

The above path will be henceforth denoted as \(p_{x, d}\). This is used below to formulate a simple message routing procedure that routes the message from node to node using only the destination address information.

A message routing algorithm suitable for \(LA(\Gamma, G)\) more is described here. It is assumed that each message carries \(m\) tag bits. These \(m\) bits denoted as \(l\) are initialized at the source PE. equal to \(d\) the destination address as shown in Fig. 6(a) and (b). The destination address \(d\) is also carried by the message separately.

Although the routing algorithms given below are for \(LA(\Gamma, G)\) networks, they can be used for the bus network \(BA(\Gamma, G)\) as well with some modifications. Each PE in \(LA(\Gamma, G)\) corresponds to a node \(x\) in \(FG\) and vice versa. Also, every path from \(PE(x)\) to \(PE(u)\) in \(LA(\Gamma, G)\) has a corresponding path from node \(x\) to \(u\) in \(FG\) and vice versa.
all the paths and routing actions for $LAFG$ will be described by using the graph $FG$. The remainder of the section will use node $v$ to denote PE $v$.

When a message arrives at node $v$, the following steps are executed to determine the next node in the path. Here, $i$ denotes the index of the binary number.

Step 1: If $v = 0$, then the message has reached the destination and is accepted. Otherwise, the message is forwarded to a neighbor of $v$, using the following steps.

Step 2: Compare $i$ with the least significant bit of $v$. If they are equal, then go to Step 3, else forward the message to the neighbor of $v$, given as $FG_{comp}(v)$ with binary.

Step 3: Shift the tag field $T$ left by one bit as shown in Fig. 6. Now, if $T$ is $01$, or $10$, then go to Step 2, else forward the message to the neighbor of $v$, given as $FG_{comp}(v)$ with binary.

The following example illustrates the above routing steps further.

**Example:** Consider the 16-node $FG(2,4)$ network. Let $s = 0000$ and $t = 1111$. The following table describes the path and the corresponding tags at different nodes:

<table>
<thead>
<tr>
<th>$s$</th>
<th>$a$</th>
<th>$b$</th>
<th>$c$</th>
<th>$d$</th>
<th>$t$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>1111</td>
</tr>
</tbody>
</table>

The message $s = 0000$ is forwarded through the appropriate steps, and the message is delivered to the destination $t = 1111$. The routing algorithm is used only at local switches in the message.

In considering the fault tolerance of $LAFG$ and $BA(FG)$, the following may be noted regarding the effects of various faults from the point of view of communication and routing, as described in Table II. The effect of a faulty PE in the link architecture is equivalent to the effect of a faulty BUS in the corresponding bus architecture. Similarly, a faulty PE in the bus architecture has an equivalent effect on the routing, as a faulty link in the link architecture. The following discusses fault tolerance in the context of link architecture and this can fairly easily be extended to the bus architecture.

Primarily, node failures are considered here since the effect of a link failure can be no worse than a node failure. (The paths affected by a link failure are a subset of the paths affected by the failure of one of the nodes connected by the link. Therefore, the routing and detour techniques can be adapted to link failures easily.)

The fault tolerance of a regular network of degree $b$ can be, at most, equal to $(b - 1)!$. This is because any node can always be disconnected from the network by removing the $b$ nodes (links) that are connected to it. Accordingly, we will call a regular network an optimal fault-tolerant network if its fault tolerance is equal to $(b - 1)$, the maximum possible.

Later, $FG(2,2)$ networks are shown to be optimally fault tolerant ($m$ even).

The case of single faults is considered separately first. An algorithm is developed below that routes messages from one node to another, in spite of any single faulty node or link.

Given a binary number $v$, let the weight of $v$, $w(v)$, represent the number of $1$'s in $v$.

**Lemma 1:** Any node $v$ in the path $pt(s,t)$ satisfies the relationship given below:

$$w(s)v \equiv w(t)v \pmod{2^{w(v)}}$$

**Proof:** Consider any two consecutive nodes $u$ and $v$ in the path $pt(s,t)$. Let $a = (a_0, a_1, \ldots, a_{w(v)})$ and $v = (v_0, v_1, \ldots, v_{w(v)})$ in binary, and let $u$ precede $v$ in the path.

The following relationship between $u$ and $v$ must be satisfied: $v$ is obtained from $u$ by an end-around shift of $u$ if the least significant bit of $u$ is $0$, or by complementing the least significant bit of $u$ if the least significant bit of $u$ is $1$. Thus, the number of $1$'s in $v$ cannot exceed the number of $1$'s in $u$.

Furthermore, if $w(u) > 1$, then the number of $1$'s in $v$ is less than the number of $1$'s in $v$.

Hence, the Lemma.

**Q.E.D.**

**Lemma 2:** Any node $v$ in the path $pt(s,t)$ satisfies the following:

$$w(s)v \equiv w(t)v \pmod{2^{w(v)w(u)}}$$

**Proof:** Proof is similar to Lemma 1.

**Q.E.D.**

The proofs of the following Lemmas are also similar.

**Lemma 3:** Any node $v$ in the path $pt(s,t)$ also satisfies $w(s)v \equiv w(t)v \pmod{2^{w(v)w(u)w(v)}}$.

**Lemma 4:** Any node $v$ in the path $pt(s,t)$ also satisfies $w(s)v \equiv w(t)v \pmod{2^{w(v)w(u)w(v)w(v)}}$.

The algorithm discussed below is based on the above ob.
servations and is useful for routing messages when a node becomes faulty. This also establishes an upper bound on the maximum path length, in the presence of a fault. The algorithm given is shown to be easily implementable. Let $f$ denote the faulty PE, $PE(f)$. Let $s$ denote the source PE, $PE(s)$. Let $d$ denote the destination PE, $PE(d)$.

Routing with a Faulty PE: The following describes different paths from $s$ to $d$ in $FG$ which correspond to different cases of $f$.

a) $wt(f) > wt(s)$ and $wt(f) > wt(d)$.

$$s \rightarrow \cdots pt(s, 0) \rightarrow 0 \rightarrow \cdots pt(0, d) \rightarrow d.$$  

b) $wt(f) < wt(s)$ and $wt(f) < wt(d)$.

$$s \rightarrow \cdots pt(s, n - 1) \rightarrow (n - 1) \rightarrow \cdots pt(n - 1, d) \rightarrow d.$$  

c) $wt(f) > wt(s)$ and $wt(f) < wt(d)$.

$$s \rightarrow \cdots pt(s, 0) \rightarrow 0 \rightarrow (n - 1) \rightarrow \cdots pt(n - 1, d) \rightarrow d.$$  

d) $wt(f) < wt(d)$ and $wt(f) > wt(d)$.

$$s \rightarrow \cdots pt(s, n - 1) \rightarrow (n - 1) \rightarrow 0 \rightarrow \cdots pt(0, d) \rightarrow d.$$  

e) $wt(f) = wt(s)$ and $wt(f) > wt(d)$.

If $s_0 = \{1\}$ path as $a$  
If $s_0 = \{0\}$ path as $d$.

f) $wt(f) = wt(s)$ and $wt(f) < wt(d)$.

If $s_0 = \{1\}$ path as $c$  
If $s_0 = \{0\}$ path as $h$.

g) $wt(f) = wt(d)$ and $wt(f) > wt(s)$.

If $d_1 = \{1\}$ path as $a$  
If $d_1 = \{0\}$ path as $c$.

h) $wt(f) = wt(d)$ and $wt(f) < wt(s)$.

If $d_1 = \{1\}$ path as $d$  
If $d_1 = \{0\}$ path as $h$.

i) $wt(f) = wt(s) = wt(d)$.

$$\begin{cases} 
  s_1 = 0, & d_1 = 0 \text{ path as } h \\
  s_1 = 0, & d_1 = 1 \text{ path as } d \\
  s_1 = 1, & d_1 = 0 \text{ path as } c \\
  s_1 = 1, & d_1 = 1 \text{ path as } d \\
\end{cases}$$

The following Theorem is an immediate consequence of the above routing steps.

**Theorem 4:** In the presence of any single fault, a message can be routed from any node to any other node using at most $(4m + 2)$ hops.

The earlier described routing procedure is easily adaptable when the network becomes faulty. As an example, assume node $0$ is the faulty node. This will correspond to case bi, which describes the following path from $s$ to $d$:

$$s \rightarrow \cdots pt(s, n - 1) \rightarrow (n - 1) \rightarrow \cdots pt(n - 1, d) \rightarrow d.$$  

This can be implemented as follows. The source $s$ may initialize the tagfield $T$ equal to $(n - 1)$. This will route the message to the intermediate destination node $(n - 1)$. The node $(n - 1)$, upon recognizing that the destination address $d$ is not equal to $(n - 1)$, will replace $T$ by $d$ and then forward the message to the final destination $d$.

Next, we consider the case of double faults in $FG(2, m)$ networks $m \geq 3$. In Appendix A, a technique is exhibited that can route a message from a source node $s$ to a destination node $d$, despite two faulty nodes. The following theorem is a direct consequence of this.

**Theorem 5:** In the presence of any two faults, a message can be routed from any node $s$ to any node $d$ in $FG(2, m)$, using at most $(4m + 2)$ hops.

Thus, a second fault may cause a small increase in the path length: $(4m + 2)$ versus $(4m - 1)$.

**IV. Fault Tolerance of $FG(r, m)$ Networks**

This section considers $FG(r, m)$ networks for all $r, m \geq 3$. Techniques are first formulated that construct detours around the faulty nodes. These detour techniques are applicable when the number of faults does not exceed $(r - 1)/2$. Following this, it is shown that these networks in general can also tolerate a much larger number of faults by showing how to construct paths from $s$ to $d$ when the number of faults is equal to $(r - 1)$.

The detour techniques shown below possess certain attractive features. These detours perform local alterations of paths which connect the two nodes that are adjacent to the faulty node(s). Hence, the faults can be made transparent to the global routing strategy. Other important aspects of these detours include the fact that they are of constant length, independent of $m$, thus, the size of the network. Furthermore, increases in path length that are due to the use of detours become directly proportional to the number of faults; thus, graceful degradation is made possible.

**Definition:** Let $F = \{f_1, f_2, \ldots, f_r\}$ represent the set of $t$ faulty nodes.

**Definition:** Let the $m$-tuple $(f_1, f_2, \ldots, f_r)$ represent the faulty node $f$ in radius $r$.

**Definition:** Let $e$ be a radix-$r$ digit that does not belong to the set $F$.

Thus, $e$ is a digit that does not appear either in the least or in the most-significant position of any of the faulty nodes. Since $2r < r$, there always exists such an $e$. Thus, any node that has $e$ in the least or in the most significant position cannot be faulty. This will be quite useful later.

Here, in constructing these detours, it will be assumed that $u, v,$ and $w$ are three consecutive nodes in the path from $s$ to $d$. The node $v$ is assumed to be faulty with $u$ and $w$ being fault free. The detour therefore connects $u$ with $w$ without passing through any of the faulty nodes in $F$, including $v$. The case when two or more consecutive nodes are faulty can be treated by successive applications of the given techniques.
First, it may be seen that there are, altogether, three possible distinct relationships between \( u \), \( v \), and \( w \) in the type of path discussed earlier in the section. (This follows from the observation that if \( v \) is an \( h \)-neighbor of \( u \), then \( w \) cannot also be an \( h \)-neighbor of \( v \).) These relationships are described in the following:

\[ R1: v = h(u) \text{ and } w = g(v) \]
\[ R2: v = g(u) \text{ and } w = h(v) \]
\[ R3: v = g(u) \text{ and } w = g(v) \]

The following constructs detours that correspond to the above three cases. The detailed construction is described in Appendix B.

**Case R1:** Here, the original path contains the following sequence of nodes represented in radix-\( r \) as

\[ u = (u_0, \ldots, u_i, u_j) \]

faulty: \( v = (u_m \ldots, u_i, c) \), \( c \neq u_0 \)

\[ w = (u_{m-2} \ldots u_i, c, u_{m-1}) \]

The following describes construction of an alternate path from \( u \) to \( w \) that does not pass through any of the nodes in fault set \( F \) (which includes the faulty node \( v \)):

\[ u = (u_m, \ldots, u_i, u_j) \]
\[ (u_m-1 \ldots, u_i, x, \ldots) \] \( x \) as determined per Appendix B
\[ (e, u_m \ldots, u_i, x, c) \] \( e \) as defined earlier
\[ (e, u_m \ldots, u_i, c, x) \]
\[ (u_m, \ldots, u_i, c, e) \]
\[ w = (u_m \ldots, u_i, c, u_{m-1}) \]

The above detour is of length 7, and hence will result in a net increase of 5 in the path length.

**Case R2:** \( u \rightarrow v = g(u) \rightarrow w = h(v) \). This corresponds to the following path segment:

\[ u = (u_m, \ldots, u_i, u_j) \]
\[ (u_m-1 \ldots, u_i, x) \] \( x \) and \( y \) determined as per Appendix B
\[ (u_m-1 \ldots, u_i, x, y) \]
\[ (u_m-1 \ldots, u_i, y) \]
\[ (e, u_m \ldots, u_i, x, e) \] \( e \) defined earlier
\[ (e, u_m \ldots, u_i, c, e) \]
\[ (e, e, u_m \ldots, u_i, x) \]
\[ (e, e, u_m \ldots, u_i, c) \]
\[ w = (u_m \ldots, u_i, u_{m-1}, u_j) \]

The above detour is of length 13, thus it will result in a net increase of 11 in the path length.

The above corresponds to the worst case increase in the path length. It may be noted that when two or more consecutive nodes are faulty, the above techniques can be applied iteratively, to construct a detour around the faulty nodes. As an example, consider the following path segment:

\[ u \rightarrow v = h(u) \rightarrow w = g(v) \rightarrow z = g(w) \]

Assume here that both the nodes \( v \) and \( w \) are faulty. Thus, one needs to construct a detour from \( u \) to \( z \). This can be constructed in two steps; first, by using Case R1, one can construct a detour of length 6 from \( u \) to \( (u_m, \ldots, u_i, c, e) \).

Next, by applying Case R2, one can construct a detour of length 11 from \( (u_m, \ldots, u_i, c, e) \) to \( z = (u_m, \ldots, u_i, c, e, u_{m-1}, u_{m-2}, \ldots, u_j) \). Thus, the total detour length will be 17 for

---

**TABLE III**

<table>
<thead>
<tr>
<th>( r )</th>
<th>( m )</th>
<th>Fault tolerance ( t )</th>
<th>Routing Distance with ( f ) faults</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>( m )</td>
<td>1</td>
<td>((4m - 1))</td>
</tr>
<tr>
<td>( r &gt; 3 )</td>
<td>2</td>
<td>((r - 1))</td>
<td>(12)</td>
</tr>
<tr>
<td>( r \geq 3 )</td>
<td>( m )</td>
<td>((r - 1)/2)</td>
<td>((2m - 1 + 1)/2)</td>
</tr>
<tr>
<td>( r \geq 3 )</td>
<td>( m )</td>
<td>((r - 1)/2)</td>
<td>((2m - 1 + 1)/2)</td>
</tr>
<tr>
<td>( r \geq 3 )</td>
<td>( m )</td>
<td>((r - 1)/2)</td>
<td>((2m - 1 + 1)/2)</td>
</tr>
</tbody>
</table>

As in Case R1, the detour shown above is of length 7, and thus the path length will increase by at most 5.

**Case R3:** \( u \rightarrow v = g(u) \rightarrow w = g(v) \). This corresponds to the following segment:

\[ u = (u_m, \ldots, u_i, u_j) \]
\[ (u_m, \ldots, u_i, x) \]
\[ (u_m, \ldots, u_i, y) \]
\[ (e, u_m \ldots, u_i, x) \]
\[ (e, u_m \ldots, u_i, y) \]
\[ (e, e, u_m \ldots, u_i, x) \]
\[ (e, e, u_m \ldots, u_i, c) \]
\[ w = (u_m, \ldots, u_i, u_{m-1}, u_j) \]

One can construct a detour from \( u \) to \( w \), as illustrated in the following:

\[ u = (u_m, \ldots, u_i, u_j) \]
\[ (u_m, \ldots, u_i, x) \]
\[ (u_m, \ldots, u_i, y) \]
\[ (e, u_m \ldots, u_i, x) \]
\[ (e, e, u_m \ldots, u_i, x) \]
\[ (e, e, u_m \ldots, u_i, c) \]
\[ w = (u_m, \ldots, u_i, u_{m-1}, u_j) \]
both the faulty nodes together. The following theorem is a direct consequence of these above discussions.

**Theorem 6:** A message can be routed from one node to another using at most \((2m - 1 + 11r)\) hops with \(t\) faults where \(t \leq (r - 1)/2\).

The following exhibits the complete fault tolerance of \(FG(r, m)\) networks for all \(r, m, r \geq 3 m \geq 2\). It is shown that in spite of any \((r - 1)\) faults, the network remains fully connected and the messages can still be routed easily from node to node.

**Definition:** Let \(N\) denote the set of all \(n\) nodes in \(FG(r, m)\).

**Definition:** Let \(R_i\) denote the set of \(r\) nodes, \(0, k, 2k, 3k, \ldots, (r - 1)k\).

**Definition:** Let \(N - R_i\) denote the set of \((n - r)\) nodes consisting of all nodes other than those appearing in the set \(R_i\).

**Fault Tolerance of \(FG(r, m), m = 2, Networks.* Since \(m = 2,\) any node \(i\) in the network can be represented in radix-\(r\) as \((i_1, i_2)\). Now, consider the following \(r\) paths from \(s\) to the nodes in \(R_i\):

\[
\begin{align*}
s \text{ to } 0: & \quad s = (s_i, s_0) \rightarrow (s_i, 0) \rightarrow (0, s_i) \rightarrow (0, 0) = 0 \\
s \text{ to } k: & \quad s = (s_i, s_0) \rightarrow (s_i, 1) \rightarrow (1, s_i) \rightarrow (1, 1) = k \\
s \text{ to } 2k: & \quad s = (s_i, s_0) \rightarrow (s_i, 2) \rightarrow (2, s_i) \rightarrow (2, 2) = 2k \\
s \text{ to } (r - 1)k: & \quad s = (s_i, s_0) \rightarrow (s_i, r - 1) \\
& \quad \rightarrow (r - 1, s_i) \rightarrow (r - 1, r - 1) = (r - 1, k).
\end{align*}
\]

These above paths can be seen to be disjoint from the following observation.

Assume that there exists a node in the path from \(s\) to \(ik\) that also belongs to the path from \(s\) to \(jk\) where \(i \neq j\). This would imply either that \((s_i, i) = (j, j_1)\), or that \((s_i, j) = (i, s_1)\). So, one has \(s_i = i = j\), a contradiction.

It may therefore be deduced that there always exists a node \(xk\) for which the path \(s\) to \(xk\) is fault free, in spite of any \((r - 1)\) faults.

Similarly, it can also be asserted that there always exists a node \(yk\) for which the path \(yk\) to \(d\) is fault free, in spite of any \((r - 1)\) faults. So, in order to establish that the fault tolerance of the network is \((r - 1)\), it will be sufficient to show that there always exist \(r\) disjoint paths among any \(xk\) and \(yk\). The following shows techniques to construct such \(r\) paths from \(xk\) to \(yk\).

The paths are shown here using radix-\(r\) representation. Thus, \(xk = (x, x)\) and \(yk = (y, y)\) in radix-\(r\).

First, consider the following set of \((r - 1)\) paths denoted as path 1-path \((r - 1)\).

**Path 1:** \((x, x) \rightarrow (y, x) \rightarrow (y, y) \rightarrow (x, y).

**Path 2:** \((x, x) \rightarrow (y, x) \rightarrow (y, y) \rightarrow (x, y).

**Path 3:** \((x, x) \rightarrow (y, x) \rightarrow (y, y) \rightarrow (x, y).

These \((r - 1)\) paths shown above are all disjoint. Paths 2 through \((r - 2)\) are disjoint because of the value of \(w\), distinct for each path.

Path 1 is disjoint with paths 2 through \((r - 1)\) since \(x \neq y\) and \(w \neq y\).

Thus, it remains to be shown that there exists one additional path from \(xk\) to \(yk\) that is disjoint from the above \((r - 1)\) paths. The following constructs such a path, denoted as path \(r\) for \(r = even\) and \(r = odd\), separately.

**Example:** First, it may be noted that as per the construction procedure, nodes \(xk\) and \(yk\) are directly connected to some nodes \(uk\) and \(vk\) in \(R_i\), respectively.

**Example:** First, let \(u = v\) (thus, \(v = x\)). Hence, \(xk\) and \(yk\) are connected by the link \((xk, yk)\). **Path 1:** \(xk \rightarrow yk\).

**Example:** First, let \(u \neq v\) (thus, \(v \neq x\)). Hence, \(xk\) and \(yk\) are not connected. **Path r:** \((x, x) \rightarrow (u, u) \rightarrow (u, v) \rightarrow (v, v) \rightarrow (y, y)\).

This above path is disjoint from the paths 1 through \((r - 1)\) shown above since \(x \neq u\) and \(v \neq v\).

**Example:** First, it may be noted that as per the construction procedure, nodes \(xk\) and \(yk\) are directly connected to some nodes \(uk\) and \(vk\) in \(R_i\), respectively.

Thus, given \(x = 4\) and \(d = 15\), one has the following path:

\[4 \rightarrow 6 \rightarrow 9 \rightarrow 10 \rightarrow 11 \rightarrow 14 \rightarrow 15.\]

**Fault Tolerance of \(FG(r, m), m = 3, Networks.** The following definitions and lemmas will be useful in constructing the paths.

**Definition:** Let \(w(t)\) represent the number of occurrences of \(t\) in radix-\(r\) representation of \(i\).

For example, if \(i = (0, 1, 1, 2, 1)\) in radix-\(r\), then \(w(t) = 3, w(\ell) = 1, w(\delta) = 0\).

**Lemma 3:** If \(w(t) \neq w(\ell), for any \(t, \ell \in \{0, 1, \ldots, r - 1\},\) then \(\delta \neq \delta\).

Let \(pt(i, j)\) represent the path from \(i\) to \(j\), as defined in Section II.

**Lemma 5:** Two paths \(pt(i, j)\) and \(pt(x, y)\) are node disjoint if \(x \neq y\).

**Proof:** Let \(x = pt(i, k)\) and \(y = pt(x, j)\) denote any two nodes in paths \(pt(i, k)\) and \(pt(x, j)\), respectively.
Case I: Let $s_0 = i$.
Thus, one has, from Lemma 4, $wt_v(y) > wt_v(s)$, but $wt_v(x) \leq wt_v(s)$. Hence, $x \neq y$.

Case II: Let $s_0 \neq j$.
Similar to Case I.

Case III: Let $s_0 \neq i$ and $s_0 \neq j$. Here, $wt_v(x) > wt_v(s)$, and $wt_v(y) < wt_v(s)$. Thus, $wt_v(x) \neq wt_v(y)$, and hence $x \neq y$.

The following Lemmas are direct consequences of the above Lemma.

Lemma 6: Given any $(r - 1)$ faulty nodes, there exists at least one node $x_k$ where $x_k \in R$, such that the path $pt(s, x_k)$ is fault free.

Lemma 7: Given any $(r - 1)$ faulty nodes, there exists at least one node $y_k$ where $y_k \in R$, such that the path $pt(y_k, d)$ is fault free.

The following shows it is possible to travel from any $s$ to any $d$, in spite of faults in any $(r - 1)$ nodes. This is illustrated by considering the following cases separately.

Case I: All of the faulty nodes belong to the subset $R$. The subset $R$ contains $r$ nodes. Since the number of faulty nodes does not exceed $(r - 1)$, there must be at least one node $x_k$ which is fault free.

Consider the path $pt(s, x_k)$. This entire path must be fault free since all of the intermediate nodes in the path pass through nodes in $N - R$.

Similarly, the path $pt(x_k, d)$ must also be fault free. Hence, the following path from $s$ to $d$ must be fault free:

$$s \rightarrow \cdots \rightarrow pt(s, x_k) \rightarrow x_k \rightarrow \cdots \rightarrow pt(x_k, d) \rightarrow d.$$ 

The following illustrates the above observation.

Theorem 4: Given any FG($r, m$) network, there exists a path from any node to any other node in spite of $(r - 1)$ faults of length at most $(6m - 3)$ and this path can be constructed algorithmically.

Example 3: Consider the FG(4, 3) network which has 64 nodes and is of degree 5.

Here, $R_i = \{0, 21, 42, 63\}$.

Case I: Let nodes 0, 21, and 42 be faulty. Using the technique shown in Case 1, one constructs the following path:

$$5 \rightarrow \cdots \rightarrow pt(5, 63) \rightarrow 63 \rightarrow \cdots \rightarrow pt(63, 22) \rightarrow 22$$

which is equal to

$$5 \rightarrow 7 \rightarrow 28 \rightarrow 31 \rightarrow 61 \rightarrow 63 \rightarrow 61 \rightarrow 55 \rightarrow 23 \rightarrow 22.$$ 

Case III: Let nodes 0, 21, and 23 be faulty. Using Case III, one has

$$5 \rightarrow \cdots pt(5, 63) \rightarrow 63 \rightarrow 42 \rightarrow \cdots pt(42, 22) \rightarrow 22$$

which is equal to

$$5 \rightarrow 7 \rightarrow 28 \rightarrow 31 \rightarrow 61 \rightarrow 63 \rightarrow 42 \rightarrow 41 \rightarrow 38 \rightarrow 37 \rightarrow 22.$$
In the above, the fault tolerance of $FG(r, m)$ networks has been shown to be at least equal to $(r - 1)$. By using an analysis similar to that given for $FG(2, m)$ networks, it can also be shown that the fault tolerance of $FG(r, m)$ networks for $m = \text{even}$ is equal to $r$, and thus is optimally fault tolerant. However, it remains to be seen whether $FG(r, m)$ networks for $m = \text{odd}$ are also optimally fault tolerant.

V. CONCLUSION

This paper presents certain regular networks with optimal (near-optimal) fault tolerance. Various fault-tolerant properties of these networks are summarized in Table II. Further research of interest here is the VLSI layout [8], as well as internal testing and self-diagnosis [1], [4]–[6] of these networks. The binary $FG(2, m)$ network can be considered as a supergraph of the shuffle-exchange graphs [8]; this is known to possess efficient VLSI layouts [9], [18]. Also of interest is how best one can utilize the large degree of fault tolerance available in these networks for both yield enhancement as well as for fault tolerance.

It may also be noted that the graphs presented here may be of interest in the context of $(d, k)$ graphs [4]. Specifically, the $FG(2, m)$ graphs with even $m$ and $FG(r, 2)$ graphs provide optimum connectivity and small diameter for both the original graph and the subgraph obtained after deleting faulty nodes [19], [20]. Other recent work in the area [21]–[23] also have addressed these problems.

Finally, it may be added that the detour technique provides a tool for analyzing the connectivity [24] of arbitrary graphs. One way to establish that the connectivity of a given graph is $c$ is to prove that there exists at least $c$ disjoint paths between every pair of nodes. But this requires a computation of $O(m)$ for an $n$ node graph. However, an alternate approach would be to establish that there exist at least $(c - 1)$ independent detours around every node (connecting every pair of neighbors) as illustrated in Fig. 8. Such an analysis may be simpler at it would require a computational complexity of $O(n)$ for bounded degree graphs.

APPENDIX A

Let $Q$ represent the set of four nodes $(0, k, q, k - q)$. These four nodes are interconnected, as shown in Fig. 7.

Let $N - Q$ represent the set of $(n - 4)$ nodes which consist of all nodes other than the nodes in $Q$.

To begin with, it may be seen that given any node $s$ one can construct, from $s$, three disjoint paths to nodes $0$, $k$, and $q$, below.

\[
\begin{align*}
\text{s} &= (s_1, \ldots, s_4, 1, 1, 0) \\
(1, s_1, \ldots, s_4, 1, 1) \\
(1, s_1, \ldots, s_4, 0, 0) \\
(1, s_1, \ldots, s_4, 0, 1) \\
\end{align*}
\]
In constructing these paths, it is assumed that \( m = \text{even} \) and \( s = s_1 = 1 \). (Proof of disjointedness can be readily derived.) Similar paths can be constructed for other combinations of \((m, s)\) as well as when \( m = \text{odd} \). Furthermore, it can be seen that there exist three paths from \(0, k\) and \(q\) to any destination node \( d\) where the paths are disjoint. The length of these disjoint paths can be seen to be at most equal to \(2m\). These observations form the basis for the following path construction procedure, which constructs paths from \(s\) to \(d\), given two faulty nodes in the network. This is described by considering various cases which correspond to different distributions of faulty nodes between \(Q\) and \(N-Q\).

Case I: Both the faulty nodes are in \(N-Q\).

This implies that all the four nodes in \(Q\) are fault free. Since there are three disjoint paths from \(s\) to nodes in \(Q\), one can reach at least one of the nodes in \(Q\) with two faulty nodes in \(N-Q\). Similarly, one can reach \(d\) from one of the nodes in \(Q\). Since all of the nodes in \(Q\) are fault free, one can reach \(d\) from \(s\) through \(Q\) by using a path of length at most \(2m + 2 + 2m = 4m + 2\) (there exists a path of length 2 between any pair of nodes (Fig. 7)).

Case II: Both the faulty nodes are in \(Q\).

In this case, there must exist at least one node, \(0, q, k\), or \(q\), through which a path can be constructed from \(s\) to \(d\). For example, assume nodes \(0\) and \(q\) are faulty. Since the paths from \(s\) to \(0, q\), and \(s\) to \(d\) are disjoint, one can reach \(k\) in spite of these two faults. Similarly, from \(k\) one can reach \(d\). The total path length here will be equal to \(4m\).

Case III: Faulty nodes in both \(Q\) and \(N-Q\).

In this case, there is a node in \(Q\) and a node in \(N-Q\), both of which are faulty. Thus, the three remaining nodes in \(Q\) are fault free and are connected. With a single faulty node in \(N-Q\), one can reach at least two of the three remaining fault-free nodes. Similarly, \(d\) can be reached from at least two of these three fault-free nodes. Thus, there must exist one node \(0, k\), or \(q\) through which an entire fault-free path can be constructed. Thus, this path is of length at most \(4m + 2\).

Appendix B: Construction of Detours

Case I: Here, the original path contains the following sequence of nodes represented in radix-\(r\) as:

- Faulty: \(u\) or \(v\) or \(u, v\) or \(u, v, u, v, u, v\)
- Fault-free: \(u\) or \(v\) or \(u, v\) or \(u, v, u, v, u, v\)

First, it will be shown that there exists a fault-free path from \(u\) of the type shown below, for some \(v\). Then, this path will be used as part of the detour from \(u\) to \(w\).

- Faulty: \(u\) or \(u, v\) or \(u, v, u, v\)

In order to prove this, we will consider two separate cases:

Case I: \(r = 3\), and next consider \(r = 4\).

i) Let \(r = 3\): Thus, one has \(r = 1\); therefore, there is only one faulty node \(v\). Consider the path

\[
u \rightarrow (u_3, \ldots, u_1, v) \rightarrow (u_3, \ldots, u_1, v, u, v, u, v)
\]

This path must be fault free because the node \((u_3, \ldots, u_1, v)\) cannot be the faulty node \(v\) since \(v \neq v\), the least significant digit of \(v\). The other node \((u_3, \ldots, u_1, v, u, v, u, v)\) also cannot be faulty because then one has

\[(u_3, \ldots, u_1, v, u, v, u, v) = v = (u_3, \ldots, u_1, v, u, v, u, v)\]

This would imply \(v = v\), a contradiction of the definition of \(v\).

ii) Let \(r > 4\): Consider the following two subcases, the first corresponding to all of the \(t\) faulty nodes that have the same digit in the least significant position; that is, \(f_1, f_2, \ldots, f_t = f_0 = c\), the least significant digit of \(v\). The second case corresponds to when the above is not the case.

a) Let \(f_1 = f_2 = \ldots = f_t\). Consider all the \(h\)-neighbors of \(u\). There are altogether \((r-1)\) of these. No two of these nodes have the same digit in the least significant position. Since all of the faulty nodes have the same digit in the least significant position, only one of these \(h\)-neighbors of \(u\) can be faulty and this node is \(v\). Thus, the remaining \((r-2)\) \(h\)-neighbors must be fault free.

Without loss of generality, let us assume these nodes to be \((u, \ldots, u, u, 0), (u, \ldots, u, u, 1), \ldots, (u, \ldots, u, u, r-3)\) in radix \(r\).

Consider the following \((r-2)\) paths from \(u\) to the \(h\)-neighbors of these \((r-2)\) nodes shown above:

- Fault free: At most \(r-1\) are faulty

\[
u \rightarrow (u, \ldots, u, 0) \rightarrow (u, \ldots, u, 0, u, v, u, v)
\]

\[
u \rightarrow (u, \ldots, u, u, 1) \rightarrow (u, \ldots, u, 1, u, v, u, v)
\]

\[
u \rightarrow (u, \ldots, u, u, r-3) \rightarrow (u, \ldots, u, r-3, u, v, u, v)
\]

The \((r-2)\) nodes shown in the right-hand side are seen to be all distinct. Therefore, at least \((r-2-t)\) of these are fault free. For \(r > 4\), one has \((r-2-t) \geq 1\). There must be at least one path of the type \(u \rightarrow (u, \ldots, u, x) \rightarrow (u, \ldots, u, x, u, v, u, v)\) that is fault free.

For \(r = 3\), one has \(t = 1\), therefore, there is only one node that is faulty, the node \(v\).

Now, consider the second case for which all of the \(t\) digits appearing in the least-significant position of the faulty nodes are not distinct. Thus, at most \(t\) distinct digits appear in the least-significant position. Consider the \((r-1)\) \(h\)-neighbors of \(u\). All of these nodes have distinct digits in the least-significant position. So, at most \((r-2-t)\) of these \(h\)-neighbors can be faulty.

Consequently, there must be at least \((r-1)\) of these \(h\)-neighbors that must be fault free since \((r-1) > 2t\). As before, without loss of generality, we can assume these...
The $(t+1)$ neighbors as $(u_{m-1}, \ldots, u_1, 0)$, $(u_{m-1}, \ldots, u_1, 1)$, $\ldots$, $(u_{m-1}, \ldots, u_1, t)$ in radix-$r$. Consider the following $(t+1)$ $g$-neighbors of these nodes, through these nodes:

Fault free: At most $t$ are faulty

\[
\begin{align*}
(u_{m-1}, \ldots, u_1, 0) &\rightarrow (u_{m-1}, \ldots, u_1, 1) \\
&\vdots \\
(u_{m-1}, \ldots, u_1, t) &\rightarrow (u_{m-1}, \ldots, u_1, r-1-t) \\
\end{align*}
\]

Since the $(t+1)$ nodes in the right-hand side are all distinct, there can be at most $t$ of these that can be faulty. Thus, there must exist at least one path of the type $u \rightarrow (u_{m-1}, \ldots, u_1, x) \rightarrow (u_{m-1}, \ldots, u_1, r-2-t)$. 

Now consider the following path from $u$ to $w$ that uses the fault-free path, as constructed above.

b) Let $f_i \neq f_j$ for some $i \neq j$, $1 \leq i, j \leq t$. Here, consider the following two separate subcases. First assume that the $t$-digits $f_1, f_2, \ldots, f_t$ appearing in the least significant position of the faulty nodes are all distinct. 

One always has at least $(r-1-t)$ of the $h$-neighbors of $u$ which are fault free. Let these fault-free nodes be represented as

\[
\begin{align*}
(u_1, \ldots, u_1, 0), (u_1, \ldots, u_1, 1), &\ldots, \\
&\ldots, (u_1, \ldots, u_t, r-2-t). \\
\end{align*}
\]

Now consider the following $g$-neighbors of these $(r-1-t)$ nodes. These may be represented as

\[
\begin{align*}
(u_1, \ldots, u_1, 0, u_m), (u_1, \ldots, u_1, 1, u_m), &\ldots, \\
&\ldots, (u_1, \ldots, u_t, 0, u_m), (u_1, \ldots, u_t, 1, u_m). \\
\end{align*}
\]

Note that these nodes are all distinct and have the same digit in the least-significant position. According to the hypothesis, no two faulty nodes have the same digit in the least-significant position. Thus, only one of the above nodes can be faulty the remaining $(r-2-t)$ of these must be fault free. For $r \geq 4$, one has $(r-2-t) \geq 1$. Consequently, in this case one has at least one path of the type shown below that is fault free.

\[
\begin{align*}
u &\rightarrow (u_{m-1}, \ldots, u_1, x) \\
u &\rightarrow (u_{m-1}, \ldots, u_1, x) \rightarrow (u_{m-1}, \ldots, u_1, x, u_m) \\
\end{align*}
\]

Case R3: $u \rightarrow v = g(u) \rightarrow w = g(v)$. This corresponds to the following segment:

\[
\begin{align*}
u &\rightarrow (u_{m-1}, \ldots, u_1, x) \\
u &\rightarrow (u_{m-1}, \ldots, u_1, x) \rightarrow (u_{m-1}, \ldots, u_1, x, u_m) \\
\end{align*}
\]

Consider the $(r-1)$ $h$-neighbors of the node $(u_{m-1}, \ldots, u_1, x, u_m)$. None of these nodes has $u_{m-1}$ in the least-significant position; hence, none of these is the faulty node $v$. Since there are $(t-1)$ faulty nodes besides $v$, at most $(t-1)$ of these $h$-neighbors can be faulty. Thus, there must be at least $(t-1)$ of these $h$-neighbors that are fault free. Without loss of generality, these nodes can be assumed to be $(u_{m-1}, \ldots, u_1, x, 0)$, $(u_{m-1}, \ldots, u_1, x, 1)$, $\ldots$, $(u_{m-1}, \ldots, u_1, x, r)$. Consider the $g$-neighbors of these nodes, as shown below:

\[
\begin{align*}
(u_1, \ldots, u_1, x, 0, u_m), (u_1, \ldots, u_1, x, 1, u_m), &\ldots, \\
&\ldots, (u_1, \ldots, u_1, x, r, u_m). \\
\end{align*}
\]

These $(t+1)$ nodes are all distinct; hence, at least one of these must be fault free. Let this fault-free node be $(u_{m-1}, \ldots, u_1, x, u_m)$. Thus, a fault-free path of the type shown
Below is easily constructed:
\[ u \rightarrow (u_n, \ldots, u_1, x) \]
\[ \rightarrow (u_n, \ldots, u_1, x, u_n) \rightarrow (u_n, \ldots, u_x, y) \]
\[ \rightarrow (u_n, \ldots, u_x, y, u_n) \]

Now, using this path, one can construct a detour from \( u \) to \( w \), as illustrated in the following:
\[ u = (u_n, \ldots, u_1, u_0) \]
\[ (u_n, \ldots, u_1, x) \]
\[ (u_n, \ldots, u_1, x, u_n) \]
\[ (u_n, \ldots, u_1, x, y, u_n) \]
\[ (e, u_n, \ldots, u_1, x, y) \]
\[ (e, e, u_n, \ldots, u_1, x, y) \]
\[ (e, e, u_n, \ldots, u_1, x, y) \]
\[ (e, e, u_n, \ldots, u_1, x, y) \]
\[ u = (u_n, \ldots, u_1, u_0) \]
\[ e \text{ appears in the most- or least-significant position; hence, these nodes cannot be faulty} \]

REFERENCES


Dhiraj K. Pradhan (S'70-M'72 SM'80) was born in India on December 1, 1948. He received the M.S. degree from Brown University, Providence, RI, in 1969, and the Ph.D. degree from the University of Iowa, Iowa City, in 1972.

He is currently a Professor in the Department of Electrical and Computer Engineering, University of Massachusetts, Amherst. Previously, he has held positions with Oakland University, Rochester, MI and the IBM Corporation, NY. He has been actively involved with research in fault-tolerant computing and parallel processing since 1972. He has presented several papers at fault-tolerant computing and parallel processing conferences. He has also published extensively in journals such as the IEEE TRANSACTIONS on COMPUTERS AND NETWORKS. His research interests include fault-tolerant computing, computer architecture, graph theory, and flow networks.

Dr. Pradhan has edited the Special Issue on Fault-Tolerant Computing of IEEE Comput. (March 1990) and served as Session Chairman and Program Committee Member for various conferences. He is an Editor for the Journal of VLSI and Digital Systems. He is also the Editor of a forthcoming book entitled Fault-Tolerant Computing: Theory and Techniques (Prentice-Hall).
DYNAMIC TESTING STRATEGY FOR
DISTRIBUTED SYSTEMS

Fred J. Meyer
Dhiraj K. Pradhan

Reprinted from PROCEEDINGS OF THE FIFTEENTH ANNUAL
INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT
COMPUTING — FTCS 15, Ann Arbor, Michigan, June 19-21, 1985
DYNAMIC TESTING STRATEGY FOR DISTRIBUTED SYSTEMS

Fred A. Meyer and Charles F. Reuter
Department of Electrical and Computer Engineering
University of Massachusetts
Amherst, Massachusetts 01003

Abstract: Testing and diagnosis is an important consideration in the implementation of fault-tolerant distributed systems. This paper treats fault diagnosis as two distinct processes: fault discovery and localization of diagnostic information. The corresponding testing formalism consists of periodic tests for fault discovery and corrective tests for localization of diagnostic information. Such a scheme is then used to diagnose a system in such a way that the system can recover from failures quickly.

I. INTRODUCTION AND MOTIVATION

Fault tolerance in distributed systems is a complex and challenging problem. The motivation for this work comes from the realization that distributed systems are becoming more prevalent and have become increasingly complex. The need for effective testing and diagnosis becomes more important as the complexity of distributed systems increases.

Distributed systems consist of multiple components that interact to perform a common task. Faults in distributed systems can arise at any level of the system hierarchy, from the physical layer to the application layer. Effective testing and diagnosis strategies are needed to ensure the reliability and availability of distributed systems.

The testing formalism described in this paper is based on the assumption that faults can be localized to a small set of components. This assumption is reasonable for many distributed systems, as faults are often isolated to a single component or a small group of components.

The testing formalism consists of two phases: fault discovery and localization of diagnostic information. The fault discovery phase uses periodic tests to detect the presence of faults. The localization phase uses corrective tests to determine the location of the fault.

The testing formalism is designed to be scalable and efficient, allowing it to be applied to large and complex distributed systems. The testing formalism is also modular, allowing it to be modified and extended as needed.

II. TESTING AND DIAGNOSIS

A. Fault Discovery

Fault discovery is the process of detecting the presence of a fault in a distributed system. The fault discovery phase uses periodic tests to determine whether a fault is present in the system. The periodic tests are chosen to be sensitive to the presence of faults.

B. Localization of Diagnostic Information

The localization phase uses corrective tests to determine the location of a fault. The corrective tests are designed to be more specific than the periodic tests, allowing them to be more effective in localizing the fault.

C. Testing Formalism

The testing formalism is a combination of periodic and corrective tests. The periodic tests are used to detect the presence of faults, while the corrective tests are used to localize the fault.

III. CONCLUSION

The testing formalism described in this paper provides an effective approach for testing and diagnosis in distributed systems. The testing formalism is scalable, efficient, and modular, making it suitable for a wide range of distributed systems.

The testing formalism is also robust, as it can be adapted to changing system requirements and new fault detection methods. The testing formalism is designed to be easy to integrate into existing distributed systems, making it a practical solution for improving the reliability and availability of distributed systems.

IV. ACKNOWLEDGMENTS

This research was supported by the National Science Foundation under Grant MIP-8500409.

Research reported by grant AFOSR 84-006.
II. HAMILTONIAN TESTING GRAPH

The authors of the document present the requirements for a Hamiltonian circuit testing graph. In Section II, the algorithm used for testing in an asynchronous environment is discussed. An algorithm for testing in an asynchronous environment is given in Section III. Section IV summarizes our results.
input a graph, \( G \), and a loop, \( L \), and constructs a testing graph with only one loop, \( L' \). Then it is shown that the testing graph will discover at least one fault iff a graph formed only of \( L \) can discover a fault. Then follows a demonstration that every graph contains adequate loops; also an algorithm is offered that finds such a loop in the presence of faults.

Let \( G \) be a graph on \( n \) vertices with a subgraph \( L \), consisting of \( n \) vertices from a circuit of \( G \) and the edges comprising that circuit. An algorithm is presented that produces a testing graph \( T \) with the minimal \( n \) edges, \( T \) which includes only one circuit, \( L \).

**Algorithm TFORMER**:

(1) Let \( V' \) be \( V \). Let \( E' \) be all directed edges in one direction of the circuit \( L \). Let \( N' = \{ (v, w) \in E' \ | \ (v, w) \notin E \} \). Let \( v_0 \) be an arbitrary node, \( v \), for which \( (v, v_0) \in E' \) and \( (v, v_0) \in E \). \( (v, v_0) \) will be the tester of \( v \).

(2) \( V' \setminus N' \) is the set of nodes in \( V' \) not included in \( N \). Let \( N' = \{ (v, w) \in E' \ | \ (v, w) \notin E \} \). Let \( (v, w) \) be a function \( y = f(x) \) \( y = f(x) \). \( y \) returning an arbitrary node, \( y \), for which \( (v, y) \in E \). If \( (v, y) \in E \) then \( v \) will be the tester of \( y \).

(3) Let \( E = E' \cup \{ (v, w) \in V' \setminus N' \} \). Let \( (v, w) \) be \( E \). Let \( (v, w) \) be \( E \). Let \( (v, w) \) be \( E \). Let \( (v, w) \) be \( E \). Let \( (v, w) \) be \( E \). Let \( (v, w) \) be \( E \).

(4) If \( N = \phi \) then go to (2). Also let \( V = \{ (v, w) \in E \} \).

It is obvious that the only circuit in the testing graph thus formed is the one used as a basis for its construction. The algorithm will terminate unless \( V' = \phi \). However, it cannot occur, because it would require that a node be linked to any node in \( V' \) which would indicate that the graph is disconnected.

Figure 3.1 illustrates the successive steps of TFORMER in an application to a 5×5 end-round mesh, where the chosen circuit consists of the nodes around the border of the mesh. All edges of the mesh shown are in \( E' \). Nodes in \( N' \) are indicated by "N" in their interior. Nodes in \( V' \) are indicated by "V" in their interior. Now it is shown that TFORMER yields a testing graph that is adequate to diagnose a fault with the flexible testing strategy presented here.

**Theorem 3.1**: In an asynchronous environment with test-and-broadcast communication of fault discovery, TFORMER yields a testing graph that will diagnose at least one fault in the presence of up to \( n \) faults iff \( L \) consists of at least \( n+1 \) vertices.

**Proof**: With test-and-broadcast communication of fault discovery as in GMR (Kahnem), it is necessary and sufficient for at least one fault node to be tested by an arbitrary node, \( v \), in the circuit. Consider its set of predecessors in the testing graph. Since there are a finite number of nodes, this sequence ends.
f, so G' includes at least two adjacent nodes.
Let a and b be any two adjacent nodes in G'. Let L consist of the two-node circuit including a and b. If f = 1 then L includes 2(1-ε) nodes. If we assume f = c², since G' is formed by removing f vertices from G, which has connectivity 2, G' must have connectivity at least c². With f = c² and connectivity at least c², the connectivity of G' is at least two.

G' includes n nodes unless there are nodes in G that are not in L. Let v be an arbitrary node in G'. Let v be the node in L that v connects must be linked. Let these nodes be y and z. Then the loop may be extended by replacing v with the paths between y and z with the paths between y and w, if y and z. So the number of nodes in L may always be augmented until it includes at least n nodes or exhausts the n nodes in G'.

**Proposition 3.1**: If G' is a graph formed by removing f vertices and their incident edges from G, where f < ε, then G' includes a circuit, i.e., G' is a path joining two vertices such that it is a minimal path between them and L.

**Proof**: In the proof of Theorem 3.1, let I be the two adjacent nodes comprising the circuit. Then I is in the discovery order.

Since f = c² > ε, 0 < ε < c² when f < ε, and Theorem 3.1 requires a loop consisting of at least one vertex. Theorem 3.1 guarantees that an unexplored path always exists. An algorithm for finding a loop is entirely new from the point of view of Theorem 3.1. Such an algorithm is given in Algorithm 3.1. It assumes a starting function, which creates an ordered list V, which is the given list of vertices G, and two auxiliary lists, one for the sequence of vertices in the order of the given list, and the other for the sequence of vertices in the order of the given list. This algorithm is designed so that the main loop always contains all the vertices in L, and if it contains a vertex that is not in L, then it is included in L.

**Algorithm 3.1**

1. Initialize an empty list L.
2. For each vertex v in V, if v is not in L, then:
   a. Add v to L.
   b. For each vertex u adjacent to v, if u is not in L, then:
      i. Add u to L.
      ii. For each vertex w adjacent to u, if w is not in L, then:
         i. Add w to L.
         ii. For each vertex x adjacent to w, if x is not in L, then:
            i. Add x to L.

3. Return L.

**Example**

Figure 3.1 illustrates an example of Algorithm 3.1. When G' is the given graph with vertices numbered 1 to 10, then the algorithm finds a path including all the vertices in L.
condition will be derived pertaining to the previous. Let \( k_G \) denote the diameter of \( G \). Let \( T_T \) denote the graph obtained by removing the nodes of \( F \) and their incident edges from \( G \).

**Theorem 2:** If \( 2X > (\omega + 1)/4 \) then \( T_T \) contains a loop with more than \( X - 3 \) relays.

**Proof:** See [Meyer81] for proof. \( \square \)

We use this test if \( 2X > (\omega + 1)/4 \) our asynchronous loop diagnosis procedure may always be applied. We digress to show some stronger relationships between \( \omega \), \( X \) and the existence of single loops. \( \square \)

Further research will evolve around the following ingredients in a plan intent on asynchronous diagnosis:

1. An efficient loop finding algorithm—possibly one that will not find an existing adequate loop if the time required would be exorbitant.
2. An algorithm to form a testing graph from the loop.
3. An efficient Byzantine agreement algorithm with concentration.

out of the loop is deduced then

1. A syndrome-interpretation algorithm, as indicated by the proof of Theorem 2.2

else, either apply asynchronous loop diagnosis for isolation of the next fault, or, upon discovery of a fault, shut the system to apply more tests, as indicated.

An algorithm is for a minimal testing graph and a corresponding fault-detection algorithm.

The alternative suggested in [62] applies to those graphs where adequate loops for asynchronous diagnosis are nonexistent or difficult to find and testing is too expensive that it must be minimized. A total of \( 2X \) periodic tests are sufficient for a fault to be discovered in an arbitrary graph, as has been shown in section 4. The asynchronous procedure requires fewer similar tests, however, because of the conversion of the fault. The fault detection test is conducted for the first time and for the second time, the fault-detection test is conducted for the second fault can be determined more quickly than the asynchronous case.

**V. CONCLUSIONS**

We have presented a strategy of not utilizing the full capacity of the allowable testing graph in an effort to arrive at more efficient diagnosis. We estimate that the asynchronous algorithm of Knol and Reddy [KuHe83] will prove more efficacious than in synchronous approach. For asynchronous environments, we have assumed that our approach is applicable to all nonhomogeneous systems. In exchange for not being able to diagnose the disconnecting fault, we reduce substantially the testing overhead required.

We have not treated the diagnosis of edge faults. As in our attention to node faults, algorithms SELF3 [KuHe81] and modified SELF3 [Hass82] require only that a fault be discovered. It is manifest that all edge faults (without incident node faults) are discovered iff every edge in the communication graph appears at least one time in the testing graph. The implication that at least half the entire testing graph be used is almost unacceptable for some systems. If a communication link may be tested more accurately than a processor, our diagnostic strategy may be augmented by performing additional link tests separately.

For centrally on-line systems, testing is conducted periodically and faults generally do not occur simultaneously. For those systems, testing overhead is reduced essentially by a factor of \( X \). For some systems, it may be appropriate to shut down the system for testing. Faults are more likely to appear to occur simultaneously for such systems. The procedure we outline allows downtime to be proportional to the number of faults that are occurred since last testing, instead of being proportional to the number of faults tolerated.

Not all nodes need to execute LFINISH. In asynchronous environments the discovery of the fault detected by the syndrome is known to be nonfaulty, so that node can be tasked with finding a new loop and the loop can be added upon by application of a Byzantine agreement algorithm. In asynchronous environments the discovery of a fault can execute LFINISH and broadcast the loop along with news of the fault. The connectivity of the graph of available tests guarantees that news of every fault will eventually be disseminated to all faulty nodes. Inclusion of a list of known faulty nodes in a diagnostic broadcast will allow node receiving new diagnostic information to know whether the node originally finding the required loop was not aware of other faults in the network. If a network appears abnormal, then a new loop can be added.

System has been considered under the assumption that each node has test all its neighbors and only its neighbors. However, they have investigated networks where some tests are not available to all processors. This may be fault tolerance problems, such as rings that lie far from the ability to test their neighbors. It is clear that we would have to consider of 21
emphasized with testing capability. All potentially faulty components must be subject to detection.

In [Hoss92] necessary conditions are given for a nonhomogeneous graph. These are observations that each node must be subject to test and that each node must be capable of discerning interpretation of diagnostic information. Let \( G = \langle V, E \rangle \) be a graph, where \( V \) is a set of nodes and \( E \) is a set of edges. Let \( T \) be the testing graph, where \( T = \langle V, E' \rangle \) with the edges corresponding to the allowed tests removed; the edges in \( E' \) are directed.

From our discussions in sections 3 and 4, we can see that not all nodes need to test another node to ensure that a fault is discovered. The work of Hosseini determines how many faults may be diagnosed if the adopted testing graph includes all allowed tests. Consider a system, \( G \), that is (1,1)-fault diagnosable according to [Hoss92]. We seek to minimize the number of tests that must be conducted periodically; once a fault has been discovered, the dissemination of the information is guaranteed by [Hoss92].

A more detailed discussion may be found in [Hoss93]. For those nonhomogeneous systems that we wish determine to be (1,1)-fault diagnosable by the sufficient conditions in [Hoss90] and in [Hoss93], we employ T+/F and an amalgamate of T+/HUM and T+/HUM2 [Hoss93] to arrive at a min-cost diagnostic strategy.

Finally, the following suggests a topic for further research. We have derived testing graphs wherein each node is tested by only one neighbor. This minimizes the number of tests required. Not all nodes, however, need test a neighbor. Unless the graph is Hamiltonian [Deo 74], some node must test more than one other path. Depending on the type of testing employed, it might or might not be convenient for some nodes to test many others. We have not yet defined how to minimize the out edges of the testing graph, but we conjecture that such a test more than two neighbors periodically.

**Theorem 4.1:** For an arbitrary nonhomogeneous system, \( G \), with connectivity, \( k \), and for an arbitrary \( T = \langle V, E \rangle \), such that \( |V| \geq k + 1 \), \( T' = \langle V, E' \rangle \), where \( E' = \{ e \in E : \exists \text{node } v \in V \text{ such that } e \text{ is tested by node } v \} \), there exists only one \( T' \) such that \( T' \) is fault diagnosable for all faults in \( G \).

In conjunction with [Hoss93], a corresponding algorithm is given to produce such a testing graph, which in many cases reduces the number of tests by half or more. This possibility of minimizing the number of tests is important for large systems.

**VII. BIBLIOGRAPHY**


YIELD AND PERFORMANCE ENHANCEMENT THROUGH REDUNDANCY
IN VLSI AND WSI MULTIPROCESSOR SYSTEMS

ISRAEL KOREN and DHIRAJ K. PRADHAN

Reprinted from IEEE Proceedings Vol 74, No 5, May 1986
Yield and Performance Enhancement Through Redundancy in VLSI and WSI Multiprocessor Systems

ISRAEL KOREN, MEMBER, IEEE, AND DHIRAJ K. PRADHAN, SENIOR MEMBER, IEEE

New challenges have been brought to fault-tolerant computing and processor architecture research because of developments in VLSI technology. One emerging area is development of architectures built by interconnecting a large number of processing elements on a single chip or wafer. Two important areas related to such VLSI processor arrays are the focus of this paper: fault-tolerance and yield improvement techniques.

Fault tolerance in these VLSI processor arrays is of real practical significance; it provides for much-needed reliability improvement. Therefore, we first describe the underlying concepts of fault tolerance at work in these multiprocessor systems. These concepts are useful to then present certain techniques that will incorporate fault tolerance integrally into the design. In the second part of the paper, we discuss models that evaluate how yield enhancement and reliability improvement may be achieved by certain fault-tolerant techniques.

I. Introduction

The evolution of fifth-generation computers [44] makes it clear that traditional sequential computer architecture will soon see a striking departure, overtaken by newer architectures which use multiple processors as the state of the art. This particular thrust is enhanced by developments in IC technology, [30], creating a widening gap between the technological advances and the architectural capabilities that can exploit these fully.

As a result, much recent research has focused on these new architectural innovations, especially those created by interconnecting multiple processing elements (PEs). One important class of such architectures is VLSI systems that interconnect a very large number of simple processing cells, all on a single chip or wafer. Concerns about fault tolerance in VLSI-based systems stem from the two key factors of reliability and yield enhancement. Low yield is a problem of increasing significance as circuit density grows. One solution suggests improvement of the manufacturing and testing processes, to minimize manufacturing faults. However, this approach is not only very costly, but also quite difficult to implement, with the increasing number of components that can be placed on one chip. However, incorporating redundancy for fault tolerance does provide a very practical solution to the low yield problem. This has been demonstrated in practice for high-density memory chips and should be extended to other types of VLSI circuits. In general, yield may be enhanced because the circuit can be accepted, in spite of some manufacturing defects, by means of reconstitution, as opposed to having to discard the faulty chip. Achieving reliable operation also becomes increasingly difficult with the growing number of interconnected elements, and hence, the increased likelihood that faults can occur.

In the design of such fault-tolerant systems, a major architectural consideration becomes the system interconnect. Consequently, one goal of this work is the study of sound fault-tolerant network architectures that can be well utilized in a wide range of VLSI-based systems. Also, of importance are the related problems of testing, diagnosis, and reconfiguration.

VLSI technology has many promising applications, including the design of special-purpose processors [7], for use as an interconnected array of processing cells on a single chip, as well as the design of supercomputers that use wafer-scale technology. These two factors, in conjunction, possess the potential for major innovations in computer architecture.

One principal aspect of such architectures is how fault tolerance can well be incorporated into such systems. Included here is the problem of the placement of redundant cells so as to achieve the elements of fault tolerance, yield enhancement, testability, and reconfigurability.

II. Fault Tolerance in VLSI and WSI

Two VLSI-based areas in which important innovations are likely to occur are in the wafer-scale integrated architectures and in the single-chip/multiprocessing element ar-
chitectures. The former has the potential for a major breakthrough with its ability to realize a complete multi-
processing system on a single wafer. This will eliminate the expensive steps required to dice the wafer into individual
chips and bond their pads to external pins. In addition to
external connections between chips on the same wafer are
more reliable and have a smaller propagation delay than
elemental connections. The latter makes it possible to
build a high-speed processor on a single chip, designed by
interconnecting a large number of simple PEs. These archi-
tectures have captured the imagination of several
computer manufacturers and researchers alike.

As mentioned earlier, the motivation for incorporating
fault tolerance (redundancy) is twofold: yield enhancement
and reliability improvement. Both are achieved by restruct-
uring the links so as to isolate the faulty elements. Various
link technologies are available now which allow such
restructurability. Included among these are the laser-formed
links, MOS links (tristate logic and transistors), fusible links,
and so on.

Restructuring capability is either static or dynamic in
type. Which type is selected depends on whether restruct-
uring should be performed only once after manufacturing
of an unlimited number of times, as may be required
throughout the operational life.

The issue of fault tolerance in VLSI and WSI processing
arrays has been the subject of recent studies [8][10][18][19][20][21][22][40][41]. In these publications various
schemes have been proposed that introduce fault tolerance
into the architecture of processor arrays. Because fault tauto-
tance is an involved subject, completely different schemes
might be cost-effective in different situations and for differ-
tent objective functions.

When evaluating a fault-tolerance strategy for multi-
processor systems we have to consider the following aspects:

1. Types of faults to be handled and their probabilities
   of occurrence
2. The costs associated with failure occurrence
3. The applicable recovery methods
4. The amount of additional hardware needed
5. The system objective functions

Fault-tolerance strategies can be designed to deal with
two distinct types of faults: namely, production defects and
operational faults. In the current technology, a rela-
tively large number of defects is expected when manufac-
turing a silicon wafer. Normally, all chips with production
flaws are discarded leading to a low yield (expected per-
centage of good chips out of a wafer).

Operational faults (or just faults) have in comparison a considerably lower probability of occurrence, the dif-
ference of which may be in orders of magnitude. Impro-
ments in the solid state technology, and mutuals of the fab-
urbation processes have reduced the failure rate of a
single component within a VLSI chip. However, the ex-
pontial decrease in the component count per VLSI chip
has more than offset the increase in reliability of a single
component. Thus operational faults cannot be ignored
even though they have a substantially lower occurrence
rate compared to production faults. Consequently a fault-tolerance strategy that enables the system to
continue processing even in the presence of operational faults, can be
beneficial.

The two types of failures, manufacturing defects and
operational failures, also differ in the costs associated with
them. Defects are tested for before the ICs are assembled
into a system and, therefore, they contribute only to the
production costs of the ICs. In contrast, faults occur after
the system has been assembled and is already operational.
Hence, their impact is on the system's operation and their
damage might be substantial, especially in systems used for
critical real-time applications. Clearly, a method which is
cost-effective for handling defects is not necessarily cost-
effective for handling operational faults and vice versa.

For both types of failures in VLSI, a repair operation is
impossible and the best one can do is to somehow avoid
the use of the faulty part by restructuring the system. This
implies that in the water (in the case of defects) or in the
assembled system (in the case of faults) there are other
operational parts which are either identical to the faulty
one or that can fulfill the same tasks.

Restructuring can be static or dynamic. Static restruct-
uring schemes are suitable only to avoid the use of parts with
production faults. Dynamic restructuring is required during
the normal system operation, when faulty parts have to be
restructured out of the system without human intervention.
Such a dynamic strategy might be appropriate to handle
defects as well; static schemes tend to use comparatively
less hardware but consume operator time while dynamic
schemes are controlled internally by the system and usually
require extra units.

Another aspect that has to be considered when evaluating
the effectiveness of a given fault-tolerance technique is the
required hardware investment. The hardware added can be
in the form of switching elements (e.g. [29][30] and
[31]) or redundancy, in processors or communication links
(e.g. [29][30]). When carrying out such an analysis we have
to take into account the following two parameters:

1. The relative hardware complexity of processors com-
munication links and switching elements (if they exist)
2. The susceptibility to failures (manufacturing defects
   and operational faults) of all the above-mentioned
elements.

Processing elements are traditionally considered the most
important system resource; hence achieving the proper
type and the overall utilization of them in many cases yielded a
benefit. For example, in [3][3][11] and [11] switching elements are added between
processors to assist in achieving this goal. In [11] and [12] con-
necting tracks are added to the wafer to be utilized
Expanding the defective ICs when connecting the fault-free
ones. However, the silicon area that needs to be devoted to
switching elements in exchange with capabilities of overload-
ing 5 to 10 separate processors in that of a single com-
munication link, may indicate an opportunity for a more
effective use of the processor. However, the interconnection
paths might be concentrated to one or two large switch-
modules. Thus the total switching per IC is limited to
modules are more cost-effective, especially the largest
interconnection 5 to 10 processors result in a significant
increase in the total area of the system. However, the effective
size of the system is increased by a factor of 5 to 10.

For the discussion purposes of this paper, the
appearances.
processors. The effect of this is to introduce extra stages in the pipeline thus increasing the latency of the pipeline without reducing its throughput.

In the above mentioned schemes, one of the underlying assumptions is that the extra circuitry (e.g., switching elements, communication links, or registers) are failure-free and only processors can fail. However, larger silicon areas devoted to those elements increase their susceptibility to defects or faults; as a result, the above-mentioned assumption might not be valid any more.

In VLSI, the silicon area devoted to a system element might be more important than its hardware complexity. Consequently, 100-percent utilization of PEs is not necessarily the major objective, especially if this requires adding switches and/or communication links, which consume silicon real estate. In the new technology, processors will be the expendable components, as gates were in SSI or small logic networks in LSI.

This may justify different fault-tolerance schemes which do not attempt to achieve 100-percent utilization of the fault-free processors when the array is restructured to avoid the use of faulty ones [18]. Such schemes, which give up the use of some fault-free PEs upon restructuring, can be attractive for operational faults (which are few in number). Here, the lack of additional hardware (switches or links) allows a larger number of PEs to fit into the same chip area, thereby offsetting the penalty of giving up the use of fault-free PEs when restructuring.

The reported research in this area of fault-tolerant architectures, although a significant beginning, is limited in the following aspects:

a) Most of the proposed architectures have been developed on an ad hoc basis. No well-established criterion or framework yet exists for the formulation of these architectures.

b) As indicated above, redundancy can be used for both yield enhancement and reliability improvement. Recently, development of models to evaluate how can a given redundancy be shared to achieve the best combined improvement of yield and performance has begun [21] but more extensive work is still needed. Such models could also be used to compare and evaluate different architectures.

c) The testability and reconfigurability issues have seen very limited treatment. Algorithms for testing, diagnosis, and reconfiguration need to be developed.

III A TAXONOMY FOR MULTIPROCESSOR ARCHITECTURES

Broadly, there are two types of interconnection architectures that are of interest to VLSI processor array implementation. The first type is the nearest neighbor interconnection which includes various mesh interconnections, as illustrated in Fig. 1. The second type we refer to here as algebraic graph networks which includes networks such as binary, a-cube, cube-connected cycles, shuffle-exchange graph, shuffle-and-replace graph networks, and group graph networks. Examples of the latter are illustrated in Fig. 2. Like the mesh connection networks, these admit efficient execution of certain algorithms. Also algebraic structure of some of these networks can be exploited so as to realize asymptotically optimum VLSI layouts.

In order to represent uniformly different types of such
architectures, using different types of processing nodes (processors with internal switches and processors with external switches) and different types of switches (switches used for routing and switches used for fault detection and reconfiguration), we present the following taxonomy. Generally, there are two types of system nodes: nodes capable of only computation and nodes capable of both computing and switching for routing. In addition, there are two types of switches, the conventional switches, capable of only establishing connections, and fault-detecting switches, those that perform the function of both fault detection and reconfiguration. Different types of architectures are delineated in Fig 3. The advantage, generally, in using external switches is that the computational space can be distinct from the communication space which, therefore, provides greater flexibility for emulation of a variety of communication geometries. The disadvantage of external switches, though, is that they require additional hardware support and occupy extra VLSI area.

Different types of architectures are illustrated in Fig 3. First, Fig 3(a) illustrates an architecture where the PEs perform internally all the switching necessary to establish connections. Fig 3(b) represents an architecture where all the connections are established by using external switches. Such differences are best illustrated by using the following 5-tuple representation of networks. Let $N = (P, S, E_p, E_s, E_{ps})$ denote the network, where $P$ represents the set of PEs, $S$ denotes the set of switches, $E_p$ denotes the set of direct processor-processor links, $E_s$ denotes the set of direct switch-switch links, and $E_{ps}$ denotes the set of processor-switch links. Different architectures can be conveniently categorized into the following four types, as shown below, where $\phi$ represents the null set:

**Type 1**

$$\langle P, S = \phi, E_p, E_s = E_{ps} = \phi \rangle$$

This denotes the type of architecture shown in Fig 3(a). Here, the array contains only processing nodes with switches built in as an integral part of the processor. The mesh connections considered in [18] is an example of such an architecture.

**Type 2**

$$\langle P, S, E_p = \phi, E_s, E_{ps} \rangle$$

This denotes the type of architecture shown in Fig 3(b) where all of the configuration and communication functions are performed by switches that are external to the processor. The CHIP architecture proposed by Snyder [41] is an example of this type.

**Type 3**

$$\langle P, S, E_p, E_s = \phi, E_{ps} \rangle$$

Fig 3(c) delineates such an architecture. Here, in addition to the external switches, each processor has an internal switch which sets up the connections between processors. The external switches are used to provide the function of fault detection through disagreement detection and subsequent switching out of the faulty processor, thus disconnecting it from the network.

**Type 4**

$$\langle P, S, E_p, E_{ps} \rangle$$

![Fig. 3. (a) Type 1 architecture using internal switches. (b) Type 2 architecture using external switches. (c) Type 3 architecture. (d) Type 4 architecture.](image-url)
This denotes a type of architecture where all of the different types of links are used. An example of such an architecture is illustrated in Fig. 3(b). Here a linear array of PEs is provided with external switch connections which can be configured in four ways as shown in Fig. 3(a). The switches in such an architecture have a dual purpose. First, they can be used to provide multiple logical configurations such as binary tree in addition to the linear array; thus an application that requires both linear array and binary tree can use this architecture, as shown in Fig. 3(b). Secondly, the switches can be used to bypass the faulty elements, as shown in Fig. 3(c).

As we can see, these different categorizations encompass all of the different possible architectures that can be conceived. Therefore, the above taxonomy provides a convenient framework for both the analysis of different architectures and the conceptualization of new architectures.

There are two basic ways one can introduce fault tolerance into these arrays, the first approach would be to provide redundancy at each node so that the node can be reconfigured internally in the event of a fault. For example, consider a 9-node mesh connection shown in Fig. 5. If we assume that the interconnects are highly reliable, one way to design this array so that it will be fault-tolerant is to use two self-checking processors at each node, as shown in Fig. 6. The function of the external switch is to determine, in the event of a fault, which one of the two checkers is indicating errors and then to switch out the appropriate module.

However, if the interconnects cannot be assumed to be reliable, one has then to provide redundancy by designing an array larger than the maximum size required for the applications. For example, consider the 4 × 4 array shown in Fig. 7 which is designed to support various applications including the binary tree configuration shown in Fig. 8(a).

The mapping of the binary tree onto the array is depicted in Fig. 8(b). In this figure, the mapped nodes of the binary tree are shown, along with the inactive components, which are shown by dashed lines. Consider now that the active node b becomes faulty. It can be easily seen that the network can no longer admit the binary tree configuration, shown in Fig. 8(a). However, should it be possible to execute the same application on a reduced binary tree (perhaps with a degraded performance) such as the one shown in Fig. 9, the application can still be supported by the faulty array, as demonstrated below.

There are two different ways this can be achieved. First, the original 4 × 4 array can be restructured into a smaller 3 × 3 array, as shown in Fig. 10. This would require giving up the use of some processing nodes by turning them into connecting elements (CEs) [18]. Then, any application that can be executed on a 3 × 3 array can be executed on this new (logical) 3 × 3 array. The second approach would be to...
Fig. 8. (a) A binary tree configuration (b) Mapping of the binary tree onto the mesh

Fig. 9. Reduced binary tree

The various possible state transitions are shown by the following directed graph. Here, F, P, T, A, and I denote the faulty, processing, transmission, active, and inactive states, respectively. The arc labels, f and ca, represent the transitions caused by fault, and change of application, respectively.

Here, the processing state of the node refers to that state in which the node is assigned to perform some useful computational task.

On the other hand, a node in the transmission state is assigned to perform only switching, so as to establish a path. Thus a node in this state does not perform any computations, except those which may be required for routing, etc. For a link, though, this distinction does not apply. Accordingly, there are fewer states for a link, as shown below.
Secondly, the various reconfiguration processes can be conceptualized through an abstraction of layers, formulated below.

Let the physical layer represent the topology which describes the interconnection structure along with the status of the nodes and links in the physical layer. A node/link in the physical layer can be either in the fault-free or faulty state.

Let an application layer represent that topology which is required to support a given application. Thus, in this layer, all of the nodes are processing nodes; the links, active links.

Let the logical layer represent the topology which realizes a given application layer on a given physical layer. Thus, a node in this layer is either in the processing state or in the transmission state. All of the links in the logical layer are in the active state.

For a given configuration, the above layers are related topologically, as shown in Fig. 11. The nodes in the applica-

![Fig. 11. Topological relationships](image)

...tion layer are a subset of the nodes in the corresponding logical layer and these are, in turn, a subset of the nodes in the physical layer.

The following defines a set of fundamental problems of practical importance:

**Problem 1.** Given an application layer (a set of application layers) and the physical layer that admits these application(s) what is the minimum size (number of nodes, silicon area) of the physical layer that can admit the application(s) when f or fewer components fail?

**Problem 2.** Given the geometrical structure(s) of an application layer (set of application layers), how can a physical array be designed so that it can provide an efficient fault-tolerant realization of the application(s) The term efficient may be defined in terms of factors such as size of physical array, length of communication delay between adjacent application nodes, ease of testing and diagnosis, reconfigurability, etc.

The above problems need to be studied in the context of more general and flexible use of redundancy. For example, judicious use of node-level redundancy may offset the need for massive redundancy at the system level. Also, broader use of switches as implied by Type 3 and Type 4 architectures may yield new system architectures, architectures that provide more efficient utilization of redundancy.

The above discussion is also applicable to the second type of networks; the algebraic networks. For example, consider the shift-and-replace graph networks proposed recently in [39] as a candidate for VLSI processor networks. Such an 8-node network is shown in Fig. 12(a). This network is capable of emulating various useful logical structures such as the linear array, binary tree, shuffle, and the shuffle-exchange communication structures as shown in Fig. 12(b). More importantly, this algebraic network can emulate structures such as the linear array and binary tree. For example, consider the link connecting nodes 1 and 2 becoming faulty. In this case, the network can still be restructured both as a linear array and as a binary tree, as shown in Fig. 13. Similarly, the network is also capable of emulating these structures in spite of any single-node failures.

It may also be noted that networks such as the binary $n$-cube and the cube-connected cycles provide some interesting fault-tolerant reconfiguration capabilities. For example, consider a 4-cube of 16 nodes shown in Fig. 14(a). In the event of a fault, one can degrade this to a 2-cube of 8 nodes, as illustrated in Fig. 14(b). However, this would require giving up the use of seven good nodes. Alternatively, one can partition the 4-cube into 4 subnetworks of 2-cubes. Assuming that the problem can be divided into subproblems that can be executed on 2-cubes, one can use 3 of these, as shown in Fig. 14(b). This would result in giving up the use of only 3 good nodes. It is obvious that the fault tolerance of algebraic networks can be studied in the context of VLSI processor arrays.

### IV. Testing and Reconfiguration Strategies

Central to the success of any fault-tolerance scheme is the formulation of effective testing and reconfiguration strategies. Basically, there are two different approaches to diagnosis and recovery: centralized and distributed. In a centralized procedure, one may assume an external unit which is responsible for determining testing and reconfiguration. In a distributed procedure, the PEs themselves are responsible for performing periodic testing and reconfiguration.

The advantage of a centralized scheme is that no additional hardware and software support has to be provided within each PE to allow testing and reconfiguration. On the other hand, useful computation for the entire array has to be interrupted so that testing can be performed. Additionally, the complexity of the circuit and the limited access from the external unit may not allow a centralized procedure to be used. The advantage of distributed testing on the other hand, is that since each processor can perform testing in an asynchronous mode, the testing can be interleaved with computation, thus not necessarily requiring a complete interruption of useful computation. Moreover, the distributed testing has the potential for better fault coverage because of the proximity of the testing unit and the unit under test.

From the above discussion it is apparent that a distributed procedure must strive to make the testing and reconfiguration task local to each node. This way the testing and reconfiguration can be made transparent to most of the...
network. However, performing these tasks locally requires extra hardware and software support at each node and a distributed procedure must try to minimize it. On the other hand, a centralized procedure must attempt to minimize the number of tests that will be required when no faults are present. Interruption of useful computation will be this way minimized.

In the following we present an example for a distributed testing procedure in which every PE tests all its immediate neighbors. In this way, faults that may occur between PEs are detected by the adjacent PEs. The procedure first partitions all the PEs into $m$ disjoint testing groups $I_1, I_2, \ldots, I_n$. After this partitioning, there are $m$ phases of testing, where at phase $i$ ($0 \leq i \leq m-1$) the members of $I_i$ test all their neighbors.

The partition is such that (1) every PE is surrounded by PEs of other groups, and (2) no PE has two neighbors belonging to the same group. These two properties guarantee that for every $i$, no two members of $I_i$ will test each other, or try simultaneously to test a third PE. It can easily be shown that five (seven) groups are both necessary and sufficient for a partition with the above properties in the case of a square array [18] hexagonal array [12]. The testing group numbers assigned to each PE in a square array and an hexagonal array

Fig. 12 (a) Shift and Replace graph. (b) Emulating logical structures on a Shift and Replace graph.

Fig. 13 Emulations in the presence of a faulty link.
other. Simply, what is required is that two neighboring processors, $i$ and $j$, exchange the results of each processor to determine identical computation. In this event, the mismatch processor or an assumed faulty, and processor, can assume as faulty.

In summary, a key feature of the above distributed testing procedure is that the testing and subsequent reconfiguration are transparent to all the nodes in the network except for those that are adjacent to the faulty node. The disadvantage of distributed procedures is that extra hardware and software support must be provided for testing and reconfiguration. Thus, it is difficult to accomplish in processing arrays, especially small and simple PEs.

As discussed earlier, centralized testing may disrupt all the computations in the network, and it is clear that the testing is done periodically. To lessen the number of tests and the testing time, then, the distributed testing procedure would require a minimum number of tests, with the number of tests increasing with the number of faults. One possible diagnosis strategy was suggested, which made testing very simple in the absence of faults. As the number becomes progressively more, two new essential facts present, the performance point, such as centralized testing can be minimal. This is illustrated in Fig. 15.

In Fig. 15 possible testing graphs for a $p 	imes q$ mesh (the boundary nodes are also included) is shown. The darkened boxes represent nodes that have been confirmed being faulty. The edges with arrows indicate communication edges included in the testing graph. An important point from the tester to the tested node. A testing strategy [12] would require a graph with $n$ (where $n$ represents the number of faults. The strategy presented never employs more than $n$ per node tests.

Fig. 15 (a) indicates a possible testing graphs for the end around mesh is node system, where the end always be viewed as occurring in the center. In the same testing graph may then be used effectively for
be the initial state, let \( i \) denote the probability of this event [13]

\[
  i = \sum_{i} (N! \cdot P_i [X = x])
\]

(2)

Using \( i \), we can calculate the yield as

\[
  y = \sum_{i} i
\]

(3)

State 1, corresponding to a successful state \( X \), is a state where the only transition possible is to the system

State 0, corresponding to a failed state \( Y \), where \( 0 \) is the largest number of faulty components of the system up through \( i \). Since we do not consider the system available for operation when the system is in state 0, the system availability is

\[
  A(1) = \sum_{i} P(i)
\]

(4)

where \( i \) is the computational capacity of the system in state \( i \), expressed, for example, in instructions per

The computational capacity depends mainly on the number of processors available for computations at state

The number of processors in the fault-free system is determined by the configuration design. In addition to the number of processors in the fault-free system, the number of available processors is limited by the operational

The performance measure is an average of the computational

\[
  C_T = \frac{1}{2} \cdot \left[ C_{T1} + C_{T2} \right]
\]

(5)

The performance measure is an average of the computational

\[
  C_T = \frac{1}{2} \cdot \left[ C_{T1} + C_{T2} \right]
\]

(5)

The performance measure is an average of the computational

\[
  C_T = \frac{1}{2} \cdot \left[ C_{T1} + C_{T2} \right]
\]

(5)

The performance measure is an average of the computational

\[
  C_T = \frac{1}{2} \cdot \left[ C_{T1} + C_{T2} \right]
\]

(5)

The performance measure is an average of the computational

\[
  C_T = \frac{1}{2} \cdot \left[ C_{T1} + C_{T2} \right]
\]

(5)

The performance measure is an average of the computational

\[
  C_T = \frac{1}{2} \cdot \left[ C_{T1} + C_{T2} \right]
\]

(5)

The performance measure is an average of the computational

\[
  C_T = \frac{1}{2} \cdot \left[ C_{T1} + C_{T2} \right]
\]

(5)

The performance measure is an average of the computational

\[
  C_T = \frac{1}{2} \cdot \left[ C_{T1} + C_{T2} \right]
\]

(5)

The performance measure is an average of the computational

\[
  C_T = \frac{1}{2} \cdot \left[ C_{T1} + C_{T2} \right]
\]

(5)

The performance measure is an average of the computational

\[
  C_T = \frac{1}{2} \cdot \left[ C_{T1} + C_{T2} \right]
\]

(5)
Several problems related to testing and reconfiguration of these areas have been described. Both the distributed and centralized modes of testing have been considered.

The last part of the paper is devoted to the presentation of analytical models for the evaluation of reliability and yield improvement through redundancy. The available redundancy on the chip or wafer is primarily limited by the size of the chip or wafer; hence, it is imperative to find a method by which one can optimally shape the available redundancy between yield enhancement and performance improvement. The models discussed can be used to study the effect of sharing available redundancy between these two somewhat competing requirements.

References

END
9-87
DTIC