Surface Acoustic Wave Microwave Oscillator and Frequency Synthesizer

D.J. Dodson, M.Y. Huang, M.D. Brunsman
TRW Inc.
One Space Park
Redondo Beach, CA 90278

September 1981

Final Report for Period 1 October 1979 - 31 March 1981

Approved for Public Release;
Distribution Unlimited

Prepared for:
Electronics Technology & Devices Laboratory

ERADCOM
US Army Electronics Research and Development Command
Fort Monmouth, New Jersey 07703
NOTICES

Disclaimers

The citation of trade names and names of manufacturers in this report is not to be construed as official Government endorsement or approval of commercial products or services referenced herein.

Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.
Research and Development Technical Report
DELET-TR-78-2992-F

SURFACE ACOUSTIC WAVE MICROWAVE OSCILLATOR AND FREQUENCY SYNTHESIZER

D.J. Dodson, M.Y. Huang, M.D. Brunsman
TRW Inc.
One Space Park
Redondo Beach, CA 90278

September 1981

Final Report for Period 1 October 1979 - 31 March 1981

Approved for Public Release;
Distribution Unlimited

Prepared for:
ELECTRONICS TECHNOLOGY & DEVICES LABORATORY

ERADCOM
US ARMY ELECTRONICS RESEARCH AND DEVELOPMENT COMMAND
FORT MONMOUTH, NEW JERSEY 07703
NOTICES

Disclaimers

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products or services referenced herein.

Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.
This final report details the technical progress achieved on task II of the program Surface Acoustic Wave Microwave Oscillator and Frequency Synthesizer. The objective of the Task II effort was to establish a synthesizer design which, when packaged, provided a significant reduction in size, weight and power consumption as compared with current direct synthesis techniques. The hardware implementation was to highlight Surface Acoustic Wave (SAW) device applications specifically geared toward addressing performance parameters.
such as switching speed, frequency step size, and total achievable bandwidth, as well as maximum suppression of spurious modes. The approach chosen was to incorporate SAW devices as oscillators and delay lines/filters, together with monolithic large scale integrated circuits which work at RF frequencies (RF-LSI) in an iterative mix-and-divide architecture. To this end, a brassboard synthesizer has been fabricated and delivered. At program completion, the brassboard unit is fully operational and has been tested in order to characterize typical unit performance capabilities. The delivered synthesizer demonstrated outstanding switching speed, settling in less than 25 ns and provided an output whose phase noise was measured to be within the specified requirements, as measured to within 2 MHz of the carrier at an output frequency of 1308 MHz. Output spectral flatness was obtainable to within ±1.2 dB over the operational band, with achievable output power greater than +10 dBm.
<table>
<thead>
<tr>
<th>Figure No.</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Synthesizer with Independent SAW Oscillators</td>
<td>1-2</td>
</tr>
<tr>
<td>1-2</td>
<td>Deliverable Synthesizer Configuration</td>
<td>1-3</td>
</tr>
<tr>
<td>3-1</td>
<td>+10.0 VDC and +3.3 VDC Regulator Circuitry</td>
<td>3-3</td>
</tr>
<tr>
<td>3-2</td>
<td>DC Board Circuitry</td>
<td>3-4</td>
</tr>
<tr>
<td>3-3</td>
<td>Tone Generator Circuitry</td>
<td>3-6</td>
</tr>
<tr>
<td>3-4</td>
<td>Tone Generator, Top View</td>
<td>3-7</td>
</tr>
<tr>
<td>3-5</td>
<td>Tone Generator, Bottom View</td>
<td>3-8</td>
</tr>
<tr>
<td>3-6</td>
<td>Comb Generator Schematic</td>
<td>3-9</td>
</tr>
<tr>
<td>3-7</td>
<td>Breadboard Comb Generator</td>
<td>3-10</td>
</tr>
<tr>
<td>3-8</td>
<td>Comb Generator Output Spectrum</td>
<td>3-13</td>
</tr>
<tr>
<td>3-9</td>
<td>Breadboard ILO Circuitry</td>
<td>3-15</td>
</tr>
<tr>
<td>3-10</td>
<td>486 MHz ILO Circuitry</td>
<td>3-14</td>
</tr>
<tr>
<td>3-11</td>
<td>Locked ILO Output Spectrum</td>
<td>3-17</td>
</tr>
<tr>
<td>3-12</td>
<td>SAW Delay Line Device</td>
<td>3-19</td>
</tr>
<tr>
<td>3-13</td>
<td>SAW Delay Line Packaged Configuration</td>
<td>3-21</td>
</tr>
<tr>
<td>3-14</td>
<td>SP3T Switch Preliminary Block Layout</td>
<td>3-24</td>
</tr>
<tr>
<td>3-15</td>
<td>SAW Synthesizer: Switch; One of Four Input Sections, Common Output Section</td>
<td>3-25</td>
</tr>
<tr>
<td>3-16</td>
<td>SP3T Switch Die Photograph</td>
<td>3-26</td>
</tr>
<tr>
<td>3-17</td>
<td>SP3T in 40-Pin Package</td>
<td>3-26</td>
</tr>
<tr>
<td>3-18</td>
<td>Coplanar Waveguide with Ground Plane</td>
<td>3-27</td>
</tr>
<tr>
<td>3-19</td>
<td>Impedance vs Ground Plane Proximity for Coplanar Waveguide</td>
<td>3-29</td>
</tr>
<tr>
<td>3-20</td>
<td>SP3T Switch</td>
<td>3-28</td>
</tr>
<tr>
<td>3-21</td>
<td>RF-LSI Switch Gain and Isolation</td>
<td>3-31</td>
</tr>
<tr>
<td>3-22</td>
<td>RF-LSI Switch Gain and Isolation</td>
<td>3-32</td>
</tr>
<tr>
<td>3-23</td>
<td>RF-LSI Switch Gain and Isolation</td>
<td>3-33</td>
</tr>
<tr>
<td>3-24</td>
<td>RF-LSI Switch Gain and Isolation</td>
<td>3-34</td>
</tr>
<tr>
<td>3-25</td>
<td>RF-LSI SP4T Switch, Switching Speed</td>
<td>3-35</td>
</tr>
<tr>
<td>3-26</td>
<td>Reflection Coefficient, Channel 1, 2, 3</td>
<td>3-36</td>
</tr>
<tr>
<td>3-27</td>
<td>Reflection Coefficient, Channel 0 and Output</td>
<td>3-37</td>
</tr>
<tr>
<td>3-28</td>
<td>RF Switch Block Diagram</td>
<td>3-38</td>
</tr>
<tr>
<td>3-29</td>
<td>RF Switch TTL to ECL Buffer</td>
<td>3-39</td>
</tr>
<tr>
<td>3-30</td>
<td>RF Switch Decoder and Level Shifter</td>
<td>3-40</td>
</tr>
<tr>
<td>Figure No.</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>-----------</td>
<td>-------------</td>
<td>------</td>
</tr>
<tr>
<td>3-31</td>
<td>RF Switch Amplifier</td>
<td>3-41</td>
</tr>
<tr>
<td>3-32</td>
<td>RF Switch Output Stage</td>
<td>3-42</td>
</tr>
<tr>
<td>3-33</td>
<td>ADM-1 Block Diagram</td>
<td>3-43</td>
</tr>
<tr>
<td>3-34</td>
<td>ADM-1 Chip Package</td>
<td>3-44</td>
</tr>
<tr>
<td>3-35</td>
<td>Revised ADM-1 Circuit</td>
<td>3-47</td>
</tr>
<tr>
<td>3-36</td>
<td>ADM-1 Package</td>
<td>3-48</td>
</tr>
<tr>
<td>3-37</td>
<td>Revised ADM-1 Packaging Scheme</td>
<td>3-49</td>
</tr>
<tr>
<td>3-38</td>
<td>RF Amplifier</td>
<td>3-51</td>
</tr>
<tr>
<td>3-39</td>
<td>+3/+4 with 50% Duty Cycle Output</td>
<td>3-53</td>
</tr>
<tr>
<td>3-40</td>
<td>Frequency Synthesizer S/N 1 ADM-1 #3 Divider Output</td>
<td>3-54</td>
</tr>
<tr>
<td>3-41</td>
<td>ADM-1 Divide by 3 and 4</td>
<td>3-56</td>
</tr>
<tr>
<td>3-42</td>
<td>Filter Schematic</td>
<td>3-58</td>
</tr>
<tr>
<td>3-43</td>
<td>Measured Breadboard Filter Passband Data</td>
<td>3-59</td>
</tr>
<tr>
<td>3-44</td>
<td>Measured Breadboard Filter Stopband Data</td>
<td>3-60</td>
</tr>
<tr>
<td>3-45</td>
<td>Filter Response</td>
<td>3-61</td>
</tr>
<tr>
<td>3-46</td>
<td>ADM-1 Mixer Schematic</td>
<td>3-63</td>
</tr>
<tr>
<td>3-47</td>
<td>ADM-1 Amplifier A2</td>
<td>3-64</td>
</tr>
<tr>
<td>3-48</td>
<td>Synthesizer Module Hardware, Top View</td>
<td>3-66</td>
</tr>
<tr>
<td>3-49</td>
<td>Synthesizer Module Hardware, Bottom View</td>
<td>3-67</td>
</tr>
<tr>
<td>3-50</td>
<td>Output Module</td>
<td>3-69</td>
</tr>
<tr>
<td>3-51</td>
<td>Output Module Gain/Power Distribution</td>
<td>3-70</td>
</tr>
<tr>
<td>3-52</td>
<td>$P_{OUT}$ vs $P_{IN}$ at 703 MHz</td>
<td>3-72</td>
</tr>
<tr>
<td>3-53</td>
<td>$P_{OUT}$ vs Frequency</td>
<td>3-73</td>
</tr>
<tr>
<td>3-54</td>
<td>Output Module Wideband Performance</td>
<td>3-74</td>
</tr>
<tr>
<td>3-55</td>
<td>Output Module Hardware</td>
<td>3-76</td>
</tr>
<tr>
<td>3-56</td>
<td>Frequency Doubler Schematic</td>
<td>3-77</td>
</tr>
<tr>
<td>3-57</td>
<td>Frequency Doubler - $P_{OUT}$ vs $P_{IN}$</td>
<td>3-78</td>
</tr>
<tr>
<td>3-58</td>
<td>Frequency Doubler - Output vs Frequency</td>
<td>3-79</td>
</tr>
<tr>
<td>4-1</td>
<td>Bandpass Filter 3 dB Passband Data</td>
<td>4-6</td>
</tr>
<tr>
<td>4-2</td>
<td>Bandpass Filter Out-of-Band Data</td>
<td>4-7</td>
</tr>
<tr>
<td>Figure No.</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>-----------</td>
<td>-----------------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>5-1</td>
<td>Output Tone Spacings, 1326-1356 MHz</td>
<td>5-2</td>
</tr>
<tr>
<td>5-2</td>
<td>Output Tone Spacings, 1416-1446 MHz</td>
<td>5-3</td>
</tr>
<tr>
<td>5-3</td>
<td>Output Tone Spacings, 1506-1536 MHz</td>
<td>5-4</td>
</tr>
<tr>
<td>5-4</td>
<td>Frequency Synthesizer Swept Output Spectrum Synthesizer Board Output</td>
<td>5-5</td>
</tr>
<tr>
<td>5-5</td>
<td>Frequency Synthesizer Swept Output Spectrum</td>
<td>5-7</td>
</tr>
<tr>
<td>5-6</td>
<td>Frequency Synthesizer Board Output Spectrum 672 MHz Selected Output Word</td>
<td>5-8</td>
</tr>
<tr>
<td>5-7</td>
<td>Frequency Synthesizer Output Spectrum, 1415 MHz Selected Output Word</td>
<td>5-9</td>
</tr>
<tr>
<td>5-8</td>
<td>Switching Speed Test Set-Up</td>
<td>5-10</td>
</tr>
<tr>
<td>5-9</td>
<td>Mixer Output Waveforms</td>
<td>5-11</td>
</tr>
<tr>
<td>5-10</td>
<td>Spectral Phase Noise Characteristics at 1380 MHz</td>
<td>5-14</td>
</tr>
<tr>
<td>5-11</td>
<td>Spectral Phase Noise Characteristics at 1503 MHz</td>
<td>5-15</td>
</tr>
<tr>
<td>5-12</td>
<td>Synthesizer Package</td>
<td>5-16</td>
</tr>
<tr>
<td>5-13</td>
<td>Single Output Deliverable Synthesizer</td>
<td>5-17</td>
</tr>
<tr>
<td>Table No.</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>-------------------------------------------------------</td>
<td>-------</td>
</tr>
<tr>
<td>2-1</td>
<td>Module Specifications</td>
<td>2-4</td>
</tr>
<tr>
<td>3-1</td>
<td>SAW Delay Line Specifications</td>
<td>3-18</td>
</tr>
<tr>
<td>3-2</td>
<td>SAW Design Parameters</td>
<td>3-18</td>
</tr>
<tr>
<td>3-3</td>
<td>Computer-Predicted Performance</td>
<td>3-23</td>
</tr>
<tr>
<td>3-4</td>
<td>Typical SP3T Performance</td>
<td>3-30</td>
</tr>
<tr>
<td>3-5</td>
<td>ADM Circuit Specifications</td>
<td>3-45</td>
</tr>
<tr>
<td>3-6</td>
<td>Typical RFCS-1 Performance</td>
<td>3-50</td>
</tr>
<tr>
<td>3-7</td>
<td>Typical Divider Performance Data</td>
<td>3-52</td>
</tr>
<tr>
<td>3-8</td>
<td>Typical Measured Mixer/A2 Conversion Gain</td>
<td>3-65</td>
</tr>
<tr>
<td>3-9</td>
<td>Output Module Typical Performance</td>
<td>3-68</td>
</tr>
<tr>
<td>3-10</td>
<td>Frequency Synthesizer Output Module Specifications</td>
<td>3-75</td>
</tr>
<tr>
<td>3-11</td>
<td>Frequency Doubler Requirements vs Capabilities</td>
<td>3-80</td>
</tr>
<tr>
<td>5-1</td>
<td>Fast-Hopping Frequency Synthesizer Functional</td>
<td>5-13</td>
</tr>
<tr>
<td></td>
<td>Requirements vs Capabilities</td>
<td></td>
</tr>
</tbody>
</table>
1.0 OVERVIEW

This final report details the technical progress of Program DAAB07-78-C-2992, Surface Acoustic Wave Microwave Oscillator and Frequency Synthesizer. In particular, this report concludes the efforts undertaken in fulfillment of Task II of the contract; the design of a SAW based microwave frequency synthesizer. The specific objective of the Task II effort was to establish a synthesizer design which, when packaged, provided a significant reduction in size, weight, and power consumption as compared with current direct synthesis techniques. The hardware implementation was to highlight Surface Acoustic Wave (SAW) device applications specifically geared toward addressing performance parameters such as switching speed, frequency step size, and total achievable bandwidth, as well as maximum suppression of spurious modes. TRW’s approach to this synthesizer design was to incorporate SAW devices in the oscillator and filter circuits and use monolithic large scale integrated circuits which work at RF frequencies (RF-LSI) in an iterative mix-and-divide architecture as shown in the diagram of Figure 1-1. To this end, a brassboard synthesizer has been fabricated and delivered. At program completion, the brassboard unit is fully operational and has been tested in order to characterize typical unit performance capabilities. The delivered synthesizer demonstrated outstanding switching speed, settling in less than 25 ns and provided an output whose phase noise was measured to be within the specified requirement, as measured to within 2 MHz of the carrier at an output frequency of 1308 MHz. Output spectral flatness obtained was to within $+1.2$ dB over the operational band, with achievable output power greater than $+10$ dBm. Figure 1-2 shows the completed single output deliverable synthesizer configuration.

As shown in the block diagram, the synthesizer design incorporates three functional modules:

1) Tone generation module with oscillator fundamental frequencies of 486, 526.5, 567, and 607.5 MHz.
2) A synthesizer module
3) An output module

1-1
Figure 1-1. SYNTHESIZER WITH INDEPENDENT SAW OSCILLATORS
Figure 1-2. DELIVERABLE SYNTHESIZER CONFIGURATION
Placement of the single stage SAW filter bank in the synthesizer module functional block section of Figure 1-1 was done for the purpose of identifying the unique filtering function provided to the tone generation module outputs. However, input and output matching networks required for integration of the SAW filters with the tone generation module injection locked oscillator circuitry necessitated their close proximity to module (1) hardware. Further definition of the tone generation module (TGM) circuitry will be discussed in Section 3.3.

Deliverable versions of all three modules have been fabricated and tested, and their individual design-performance parameters will be discussed in detail in subsequent text.
2.0 SYNTHESIZER ARCHITECTURE

The synthesizer requirements studies conducted during the initial contract period established a systems architecture which would provide unit operation consistent with a majority of JTIDS Class 3 terminal hardware. The subsystem design philosophy proposed to implement the chosen hardware configuration was incorporated into a "modular" type of synthesizer configuration. The current synthesizer design is based on meeting the objectives set forth in the contract statement of work with the exception of the available output frequency range. We have provided for operation from 1296-1536 MHz, in conjunction with JTIDS Class 3 operation requirements. All other deviations from required performance shall be indicated in Section 5.0, subsection 5.8. Modifications to the initially proposed system designs were made in the frequency reference (comb generator/injection locked oscillator) and synthesizer module areas. In addition, circuitry has been added to provide voltage regulation and reference functions to the RF-LSI circuitry of the synthesizer module.

Two distinct frequency referencing schemes initially considered consisted of a dual PLL/multitone generation (MTG) technique and a multimode locked SAW oscillator design. Both approaches attempted to provide coherent synthesizer reference tones at 526.5, 567 and 607.5 MHz to the switch inputs from a single reference input frequency.

The dual PLL/multitone generator approach was accomplished by establishing simultaneous loop oscillations at 526.5 and 567 MHz, by way of redundant phase locked circuitry coherent with the 40.5 MHz reference input. Subsequent application of these tones to a nonlinear gain stage produced third order IM products, with 40.5 MHz spacings, in addition to the distinct 526.5 and 567 MHz tones at the MTG output. SAW filters with passbands centered at 526.5, 567 and 607.5 MHz following the multitone generation module would serve to attenuate the remainder of the unwanted "comb" spectra, thereby providing coherent reference frequencies to the switch inputs of the synthesizer module. The PLL/MTG concept was not incorporated in the final deliverable synthesizer due to its inherently large consumption of power and its lack of SAW technology utilization for generation of stable source tone frequencies.

The Multimode Locked SAW Oscillator (MLSO) technique was also proposed to generate the coherent tones required at the synthesizer module input. This implementation utilized a single PLL to generate a 486 MHz coherent input to a
multimode SAW oscillator from the 40.5 MHz reference input to the synthesizer. By utilizing a SAW delay line designed with multiple passbands at 526.5, 567, and 607.5 MHz in a saturated amplifier-loop technique, oscillation could be established at all three of the primary frequencies through the enhancement of IM products spaced at 40.5 MHz intervals of the PLL input frequency. The major difficulty with the MLSO approach was found to be in the desired injection locking properties of the output tones. Injection locking tests conducted on a breadboard MLSO indicated that simultaneous locking of all the desired output tones could not be achieved when the unit was driven from a single input frequency.

Since stability of the reference tones employing the MLSO approach could not be derived by injection locking at one of the desired output modes, the injection locked individual SAW oscillator approach was selected as the baseline reference circuitry configuration for the deliverable synthesizer. This approach consists of generating a comb of frequencies from the reference 40.5 MHz input. The comb is introduced to the inputs of each of four free-running SAW stabilized oscillators. Each of the oscillator loops is designed utilizing commercial wide-band RF amplifier modules with SAW delay lines in the feedback path, thereby providing grossly centered tones about the 486, 526.5, 567 and 607.5 MHz center frequencies. Additional SAW bandpass filter elements are utilized at each oscillator output to filter adjacent tones, thereby providing attenuation of spurious components in compliance with the -68 dBc requirement.

Modifications to the synthesizer module hardware have been incorporated to insure the functional operation of the unit as proposed. Primarily, circuit design modifications were implemented to work around processing deficiencies in the RF-LSI ADM-1 circuitry. A detailed description of these modifications is given in Section 3.4.1.2.

2.1 Block Diagram

The block diagram in Figure 1-1 shows the basic structure and major building blocks of the baseline design. It provides 81 frequencies in 3 MHz steps from 1296 to 1536 MHz. This output implies a 320 MHz IF in the JTIDS terminal and may have to be modified to fit the specific needs of the JTIDS terminal design when one has been chosen.
The reference 40.5 MHz clock frequency is multiplied by the comb generator circuitry where enhancement of the 12th, 13th, 14th and 15th products at 486, 526.5, 567 and 607.5 MHz is achieved. This comb output spectrum, along with other 40.5 MHz spaced harmonics, is applied to the input of the four injection locked SAW oscillator networks. The coherent output tones of the injection locked oscillators are then filtered by the SAW bandpass filters to remove adjacent comb frequencies prior to application to the four RF-LSI building blocks of the synthesizer module. Each RF-LSI block is composed of an SP4T switch with driver, and an ADM-1 mix-and-divide chip.

Frequency synthesis is accomplished by selecting one of the three primary frequencies from the tone generator, by way of the SP4T RF-switch, and mixing this frequency with the divider reference frequency. The three primary frequencies are mixed through four stages to produce 81 (3^4) output frequencies. On the first ADM-1 chip, the selected frequency from the first SP4T switch is mixed with 162 MHz, which is derived by dividing the 186 MHz output of the tone generator module by a hardwired function of 3. Similarly, each of the three primary tones of the tone generator is selected as the RF port input to the ADM-1 mixer. In this fashion, each chip provides several possible output tones: the first outputs from 364.5 to 445.5 in 40.5 MHz steps; the second from 378 to 486 in 13.5 MHz steps; the third in 4.5 MHz steps from 364.5 to 481.5 MHz; and finally, 1.5 MHz steps are provided from 648 to 768 MHz. When this output is multiplied by 2, the desired 3 MHz steps from 1296 to 1536 MHz are generated by the output module. In addition, the output module provides output frequency flatness over the 1296-1536 MHz operating range and provides filtering of spurious tones generated outside of its 240 MHz bandwidth.

2.2 Module Specifications

The module specifications are delineated in Table 2-1. These values provide the key performance requirements and interfaces to assure a synthesizer that will meet the overall requirements.
### Table 2-1. MODULE SPECIFICATIONS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Comb Generator Module</th>
<th>Injection Locked Oscillators</th>
<th>Synthesizer Module</th>
<th>Output Module</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f_{IN}$ (MHz)</td>
<td>40.5</td>
<td>486,526.5,567,607.5 ($f_1$-$f_4$)</td>
<td>486,526.5,567,607.5</td>
<td>648-768</td>
</tr>
<tr>
<td>$P_{IN}$ (dBm)</td>
<td>+12.0</td>
<td>$\geq$-20 at $f_1$-$f_4$</td>
<td>-10 max; -14 min.</td>
<td>$\geq$-26</td>
</tr>
<tr>
<td>$f_{OUT}$ (MHz)</td>
<td>486,526.5,567,607.5</td>
<td>Same</td>
<td>648-768 (1.5 MHz steps)</td>
<td>1296-1536 (3 MHz steps)</td>
</tr>
<tr>
<td>$P_{OUT_1}$ (dBm)</td>
<td>$\geq$-20 at $f_1$-$f_4$</td>
<td>-10 max at 486</td>
<td>$\geq$-26</td>
<td>+10 $\pm$1.0</td>
</tr>
<tr>
<td>VSWR IN/OUT</td>
<td>$\leq$2:1</td>
<td>$\leq$2:1</td>
<td>$\leq$2:1</td>
<td>$\leq$2:1</td>
</tr>
<tr>
<td>Spurious Level (dBc)</td>
<td>Locked: $\leq$-37 dBc</td>
<td>LO Feedthru: $\leq$-35</td>
<td>$\leq$-35</td>
<td></td>
</tr>
<tr>
<td>Switching Time (ns)</td>
<td></td>
<td>All Others: $\leq$-50</td>
<td>$\leq$-50</td>
<td></td>
</tr>
<tr>
<td>DC Power (W)</td>
<td>$\leq$ 5 mW</td>
<td>$\leq$ 6</td>
<td>$\leq$7.5</td>
<td>$\leq$3.75 @ 15V</td>
</tr>
</tbody>
</table>
3.0 HARDWARE DESIGN

The functional sections of the frequency synthesizer hardware can be broken down in a modular fashion to illustrate the associated operations encountered from input to output. Generation of the reference frequencies is accomplished in the comb generator and injection locked oscillator sections. Signal conditioning and processing of the reference frequencies is provided by hardware located in the SAW circuitry and synthesizer module sections. Final processing of the synthesizer module output is provided by the output module circuitry.

3.1 Control Box

In order to effectively evaluate several of the frequency synthesizer design capabilities, a stand-alone controller was built. This control box was designed to provide a fixed, as well as continuously variable, 8-bit TTL compatible control word to the four SP4T RF switches of the synthesizer. The control box provides for fixed frequency as well as swept and hopped mode synthesizer operation.

An externally-applied TTL-compatible control command is required at the synthesizer module SP4T switch word select pins to provide output frequency addressing. The 8-bit control word is applied to switch address pins 2^0 - 2^7 with address pin 2^7 representing the most significant bit (MSB), and address pin 2^0 signifying the lease significant bit (LSB). Internal routing of the command word connector harness to the synthesizer module switch select pin locations has been provided in such a manner so as to place the MSB at switch #4 (closest to output module) and the LSB at switch #1 (closest to the PLL/MTG circuitry) in reference Figure 1-1. Sequentially increasing output frequency operation is obtained by providing a modified digital word progression from 2^0 to 2^7 at the control word input to the synthesizer. By applying this modified sequential 8-bit binary word, from 00001000 to 10100010, a corresponding synthesizer output frequency range from 1296 to 1536 MHz is obtained. Swept mode of operation is obtained by stepping the "control word" through its 81 word states at a selectable rate. Hop mode operation is obtained by switching the word between two preset word addresses, at a selectable rate.
The control box serves as a tool by which output flatness and hop speed are easily obtained. Furthermore, the extended capabilities of the control box provide the user the ability to accurately determine synthesizer frequency settling time via external clock synchronization information.

3.1.1 Functional Capabilities

Aside from providing a fixed 8-bit word address to the frequency synthesizer, the control box capabilities allow the user to control the rate of change of the command word as well as the rate of change between two pre-selected start and stop frequency words.

The fixed mode of operation is selected by placing a front panel mode selector switch in the "single" operation position. In this mode, two front panel thumbwheel switches preset two possible single operating frequencies. An interconnected toggle switch then allows for selection of one of the two thumbwheel frequencies at any time.

Swept mode of operation is initiated by placing the front panel mode selector switch into the "sweep" position. Again the thumbwheel switches preset the start and end of sweep frequencies. Sweep clear and sweep reset momentary contact switches are provided for resetting and clearing previously selected sweep range frequencies. Swept operation can be obtained in an increasing frequency or decreasing frequency format simply by reversing the thumbwheel start-stop arrangement.

Hop mode of operation is obtained with the mode switch placed in the "hop" position. As before, the thumbwheel switches set the "hop from" and "hop to" frequency extremes. As in the sweep mode of operation, the hop mode is capable of providing for hopping from a higher to lower frequency as well as vise versa. This is accomplished by reversing the position of the thumbwheel switch word addresses.

Two front panel switches labeled "hop clock" and "sweep clock" are used to provide variable hop and sweep rates. These switches simply apply different time constant networks to each of the individual hop and sweep timing circuits. The hop rate is selectable from a rate of 0.2 Hz to a rate of 78 KHz, and the sweep rate obtainable ranges from 0.5 Hz to 2.55 KHz.

A detailed description of the timing circuitry and programmable counter design employed in the control box has been previously addressed, and will not be discussed at this point.
3.2 DC Board

Bias voltages required for the ADM-1 chip input amplifier and mixer circuitry are obtained from the +15 VDC and +5 VDC unregulated inputs. Output voltages of +10.0 VDC and +3.3 VDC are regulated by means of the circuitry shown in Figure 3-1 below. External pass transistors incorporating heat sinking are required in both regulators to insure safe operation at rated load over operating conditions. The deliverable DC board regulator circuitry is seen in Figure 3-2.

![Diagram of 10V and 3.3V regulators](image)

Figure 3-1. +10.0 VDC and +3.3 VDC REGULATOR CIRCUITRY

3.2.1 DC Board Requirements

The DC board +10V and +3.3V regulators provide biases at 300 mA and 260 mA rated loads, respectively, to the RF-LSI circuitry of the synthesizer module. The ADM-1 mix-and-divide device front end RF amplifiers require a +10V bias at 20 mA each. The mixer amplifier, A2, requires a +10V bias at 50 mA each, and the mixer requires a +3.3V bias at 55 mA each. Conservatively rating these loads, the above total bias currents are determined for each regulator (DC board), synthesizer module, utilizing a multiple-twisted-shielded cabling technique to minimize coupled RF signals in the upper slice of the synthesizer package.
3.3 Tone Generation Module

The generation of the reference frequency tones at 486, 526.5, 567 and 607.5 MHz is accomplished through the operation of comb generator circuitry, using a step recovery diode (SRD) design, in conjunction with injection locked oscillator loops employing SAW devices in delay line and bandpass filter configurations. Each of the coherent reference tones are achieved through identical free-running oscillator loops driven in the fundamental mode at a signal power level sufficient enough to achieve a locking bandwidth capability of approximately 150 KHz each. Previous work, supported by ERADCOM, was useful in definition of SAW phase slope properties required for delay line fabrication in this application. Although the injection locking bandwidth of the tone generation module was not specified contractually, a compromise design for the ILO system was chosen for optimized bandwidth-temperature effects considerations. Figure 3-3 shows the general configuration of the tone generation circuitry, and Figures 3-4 and 3-5 show the deliverable tone generator hardware. Figure 3-4 shows the top side of the tone generator slice while Figure 3-5 shows the bottom of the slice with wideband amplifiers and SAW devices mounted so as to allow interconnection to the printed side of the etched duroid board. Note in Figure3-4 that the comb generator circuitry appears in the elongated cavity of the tone generator housing, the remainder of the housing being dedicated to the injection locked oscillators and associated coupler-output filter matching circuitry.

3.3.1 Comb Generator

Generation of line frequencies which are the 12th through 15th multiples of the 40.5 MHz synthesizer input reference frequency is accomplished by utilizing a step recovery diode (SRD) as a harmonic generation device. The comb application of the SRD device is basically similar in technique to that of a CW frequency multiplier, except for the absence of a resonant output network in the comb generator circuit. The comb generator application feeds its output to a wideband resistive network, thereby preserving its output as an impulse train waveform and associated comb spectrum.

The schematic of the comb generator circuitry is shown in Figure 3-6.
The comb generator hardware can be broken down into three principal sections. These sections are: (1) impulse generator circuit; (2) output matching network, and (3) diode bias network. Figure 3-7 is a photograph of the breadboard comb generator circuitry.

3.3.1.1 Impulse Generator Circuit

The circuit components utilized for generation of the impulse train waveform consist of the SRD device, the drive inductor \( L_2 \), tuning capacitor \( C_2 \), and the matching network components \( L_1 \) and \( C_3 \). Selection of the appropriate SRD device is governed by considering device parameters such as: breakdown voltage, reverse bias capacitance, transition time, package inductance and capacitance.

For a comb generation application, the driving inductance value is derived from the consideration given to the impulse pulse width, \( t_p \), developed by the SRD circuit. The pulse width, defined by Equation 3-1, is seen to be a function of the reverse bias capacitance \( C_{VR} \) of the SRD device and the driving inductance \( L \) of the impulse generator circuitry, and is chosen based on where the first zero in the comb line spectrum is to occur \( (f = 3/2 t_p) \), or on the power variation required between two harmonics of the input frequency, \( f_{IN} \).

\[
t_p = \pi \sqrt{L/C_{VR}}
\]  \hspace{1cm} (3-1)

The value of the tuning capacitor \( (C_T) \) is chosen to resonate with the driving inductance at the input frequency \( f_1 \). Its value is given approximately by:
The matching network components $L_M$ and $C_M$ are designed so as to provide maximum input signal power transfer to the impulse generator circuitry comprised by $L$, $C_T$ and the SRD device. The impedance seen looking into the shunt $C_T$ is given as $R_{IN}$ by:

$$R_{IN} = \omega_i L$$

where

$$\omega_i = 2\pi f_{IN}$$

For the typical 50 ohm source driving impedance case, where $R_g = 50$ ohms, and $R_g/R_{IN} \geq 10$, then the element values of the input matching network are given by Equations 3-2 and 3-3 as:

$$L_M = \frac{X_M}{\omega_i} = \frac{\sqrt{R_g/R_{IN}}}{\omega_i} \quad (3-2)$$

$$C_M = \frac{1}{X_M \omega_i} = \frac{1}{\sqrt{R_g R_{IN} \omega_i}} \quad (3-3)$$

### 3.3.1.2 Output Matching Network

The circuit components utilized to present a wideband resistive load to the impulse generator circuitry consist of inductor $L_3$, capacitor $C_3$, and shunt inductor $L_4$. The matching network is utilized to translate the reactive load, presented by the multiple twisted-wire couplers of the injection locked oscillator circuitry, to a 50 ohm resistive load required to preserve the comb spectrum of the impulse generator.
3.3.1.3 Diode Bias Network

The bias requirements for the SRD device, although minimal, are supplied by the voltage divider network composed by the 22K ohm resistors as shown in Figure 3-6. While the SRD has a small amount of rectification current flow while in the forward biased state, the magnitude of this current is given by the relationship

\[ i_{dc} = \frac{2I_p}{\omega_i \tau} \]

where

- \( I_p \) is defined as the peak current flowing in the drive inductance \( L \) just prior to FWD-REV snap of diode,
- \( \omega_i \) is the input radian frequency,
- \( \tau \) is defined as the effective minority carrier lifetime (ns).

Figure 3-8 shows the output spectrum of the comb generator deliverable hardware. Only the principle tones at 486, 526.5, 567 and 607.5 MHz are highlighted. Note that the variations in power level from tone-to-tone is approximately 1.9 dB over the 121.5 MHz band.

3.3.2 Injection Locked Oscillators

Four independent SAW injection locked oscillator circuits with input-output twisted wire 3 dB couplers were designed to provide stable reference frequency generation for the signal processing module. The SAW oscillators provide excellent phase noise and can be designed to be far more temperature stable than conventional microwave oscillators. The primary limitation to many SAW oscillator applications is the temperature stability attainable. Even for SAW devices fabricated on ST-cut quartz, although good, temperature stability is often inadequate to meet desired system requirements. A solution to providing stable frequency generation is to injection lock a bank of SAW oscillators to a comb of frequencies generated from a stable, low noise source. This is the approach that TRW has taken to achieve phase coherency with the 40.5 MHz reference input frequency, while judicious design of the SAW devices incorporated in the oscillator loops has been undertaken to account for the temperature effect related to frequency stability.
Figure 3-8. COMB GENERATOR OUTPUT SPECTRUM
Figure 3-9 shows a photograph of a single frequency breadboard ILO circuit. Each injection locked oscillator module design incorporates dual wideband RF amplifiers in a feed-forward gain block with a SAW delay line device utilized in the feedback path. The magnitude of the composite amplifier gains is designed to satisfy the condition of oscillation at a frequency within their gain passband defined by the insertion loss characteristics of the delay line. Sufficient loop gain margin is provided to insure stable frequency generation as well as to establish the minimum input drive level required to provide sufficient injection locked bandwidth. Center frequency tunability is achieved by adjustment of loop phase in a lumped delay line section provided in the feedback network.

Two SAW devices are utilized in each of the four oscillator loops. One for achieving loop frequency vs temperature stability and the other for filtering adjacent loop carrier tones, presented in the comb generator output spectrum, which are inadequately filtered by the amount of sidelobe rejection offered by the SAW delay lines. Figure 3-10 shows the schematic representation of a single frequency ILO circuit designed to operate from the comb generator to supply the 486 MHz coherent output. Note the use of the discrete coupler circuitry at the comb generator output and SAW output filter input. These couplers achieve a 3 dB power splitting capability over a wide bandwidth and are attractive for applications where size reduction is a desired feature.

Figure 3-10. 486 MHz ILO CIRCUITRY
Figure 3-11 shows the combined output spectrum of the injection locked oscillators. The spectrum displayed is obtained by applying all four ILO circuit outputs to a 4-way power splitter. The "summed" input port spectrum is viewed on an HP8568A spectrum analyzer via the storage hold mode. Note that with the oscillators locked to the 40.5 MHz reference input, a power level variation of 3.7 dB is obtained over the operating bandwidth.

3.3.3 SAW Delay Lines

The delay lines for the four oscillator circuits were designed to provide a sufficient injection locked bandwidth necessary to overcome the temperature variation drift in oscillator center frequency. Phase variation of the SAW delay line due to temperature change has the effect of producing loop oscillation over a frequency range given (for ST-cut quartz) by

$$\Delta f = f_0 (3.2 \times 10^{-8}/{^\circ\text{C}^2})(\Delta T)^2$$

Over a 70°C operating temperature range with initial oscillation established at 607.5 MHz, the maximum carrier frequency shift expected could achieve 95 KHz. With a ratio of injected signal power to power fed back around the loop of -10 dB, the required SAW device delay to hold lock can be calculated from

$$\text{BW}_{\text{INJ}} = \frac{1}{\pi \tau} \left( \frac{P_{\text{INJ}}}{P_{\text{B}}} \right)^{1/2}$$

$$(2 \times 95 \times 10^3 \text{ Hz}) = \frac{1}{\pi \tau} (\frac{1}{10})^{1/2}$$

where it can be shown that

$$\tau \leq 530 \text{ ns}$$

This calculation assumes that the turn-around temperature for the delay line occurs at 15°C ambient temperature, and that coarse adjustment of the loop frequency be achieved at this temperature. The delay line specification, given in Table 3-1, indicates that a fabrication requirement for device delay of 0.25 μs was used to obtain roughly twice the calculated delay. This is due to the desire to obtain injection locked operation over twice the given temperature range about the turnaround temperature.

3-16
Table 3-1. SAW DELAY LINE SPECIFICATIONS

Center Frequency (MHz) 486, 526.5, 567, 607.5
Insertion Loss (dB) \(<23\) (matched)
Time Delay (\(\mu s\)) \(<0.25\)
Sidelobe Rejection 30 dB min. at 40.5 MHz from \(f_o\)
Turnover Temperature \(15^\circ C \pm 5^\circ C\)

Table 3-2 indicates the design parameters pertinent to fabrication of the delay line devices.

Table 3-2. SAW DESIGN PARAMETERS

<table>
<thead>
<tr>
<th>Center Frequency (MHz)</th>
<th>No. of Pairs Per Transducer</th>
<th>Acoustic Aperture ((\lambda_o))^*</th>
<th>Finger Width ((\mu m))</th>
<th>Center-to-Center Separation Between Transducers ((\lambda_o))</th>
<th>Al Metallization Thickness ((\AA))</th>
</tr>
</thead>
<tbody>
<tr>
<td>486.0</td>
<td>32</td>
<td>90</td>
<td>2.43</td>
<td>105</td>
<td>750</td>
</tr>
<tr>
<td>526.5</td>
<td>32</td>
<td>90</td>
<td>2.24</td>
<td>105</td>
<td>700</td>
</tr>
<tr>
<td>567.0</td>
<td>32</td>
<td>90</td>
<td>2.08</td>
<td>105</td>
<td>650</td>
</tr>
<tr>
<td>607.5</td>
<td>32</td>
<td>90</td>
<td>1.94</td>
<td>105</td>
<td>600</td>
</tr>
</tbody>
</table>

* \(\lambda_o\) = Acoustic wavelength at the center frequency.

In the microwave oscillator SAW delay line design, each delay line consists of two identical transducers with split electrode configuration. The transducers operate at the third harmonic and the finger width stays well within the resolution limit of conventional photolithographic techniques. Figure 3-12 shows the fabricated delay line device prior to packaging.
The substrate chosen for these delay lines is CT-cut quartz with $\theta = 38^\circ$. The reason for using the CT-cut instead of the ST is due to the fact that nearly half of the substrate surface in the SAW delay line region is covered with aluminum metallization. This metallization lowers the turnover temperature or the temperature at which the SAW center frequency exhibits minimum frequency change. With the presence of this metallization, the most temperature-stable cut is not longer ST-cut but is CT-cut, when the proper metallization thickness is employed. Figure 3-13 shows the delay line packaged in a TO-5 carrier, utilized for this application to minimize the size required by the overall tone generator module circuitry.

3.4 Synthesizer Module

The hardware incorporated in the synthesizer module comprises both discrete device designs and RF-LSI circuitry to provide for generation of the desired output at one-half the desired output frequency. The technologies utilized to perform the signal switching as well as redundant mix-and-divide functions were obtained via RF-LSI devices, the SP3T and ADM-1 circuitry, respectively. Both the SP3T switch and ADM-1 circuitry are described in detail, with particular detail given to the ADM-1 conglomerate RF-LSI devices.

3.4.1 RF-LSI Circuitry

Processing of the RF signals in the synthesizer module is accomplished via direct synthesis methods. The four primary tones filtered by the band-pass responses of the SAW filters at the ILO outputs are passed onto a multi-layer RF printed circuit board. The 486 MHz output from the tone generator module is routed directly to the LO input of the #1 ADM of the synthesizer module, unlike the other three primary tones. From a common launching point, unique to its own layer in the stack of alternate RF and ground planes, each of the remaining three RF tones are split four ways and presented to the appropriate input ports of the four RF switches. The 486 MHz input of the switches is grounded, as it is not utilized in a selectable input mode, thereby modifying the switches to perform a SP3T function. Each SP3T switch in turn selects the commanded input tone, by means of a two-bit TTL command, amplifies it in level, and applies it to

3-20
the RF port of the mixer in a programmable mix-and-divide network, ADM-1. The processed IF output of the first ADM-1 is passed from its mixer through a commercial bandpass filter and is applied as the LO input to the second ADM-1's input amplifier. This processing scheme cascades through three successive ADM-1 circuits, thereby producing an output IF spectrum capable of being swept from 648.0 to 768.0 MHz in 1.5 MHz increments.

3.4.1.1 SP3T Switch

The SP3T switch was originally designed to provide 70 dB of isolation of the unselected inputs relative to the selected input, as measured at the switch output. A number of design features were incorporated into the switch circuitry to specifically address this problem. To avoid coupling through power supply or ground impedances, all circuitry is differential. The input signal, as supplied from the multilayer RF board, is single-ended, so the complementary side of each differential input as well as output is brought off-chip and grounded through a bypass capacitor inside the 60-pin package. Also, the selected channel was designed to have gain, so that less attenuation would be required in the unselected input channels.

Some modifications to original design concepts incorporated in the final SP3T hardware were made to enhance noise margin and increase the switch amplifier bandwidth. Stray coupling of unselected channel inputs was reduced in the switch output section by providing separate power supply connections, for each input switch and output, external to the package. In this manner, stray coupling is reduced since signal currents in power supply lines do not have common bond wires and package lead impedances.
Power supplies are +5 volts for VCC and -5 volts for VEE. The select inputs accept TTL levels between 0 and +5 volts. A block diagram for the switch chip layout is shown in Figure 3-14. Note that the layout pays particular attention to equalized line segments from the switch inputs to output section, as well as employs a full differential signal path. These measures are incorporated to minimize switch gain variation at each of the signal frequencies as well as to maximize input-output isolation as mentioned above. Figure 3-15 shows a typical input switch channel to output section signal path in schematic form.

When the switch channel shown in Figure 3-15 is selected, the select input is pulled low, allowing the current sources for the differential pairs to be turned on. In the on state, the selected signal is amplified through two differential common-emitter/common-base cascade stages. The first stage includes diode peaking to flatten the overall frequency response. The gain is stabilized by emitter degeneration resistors and is about 20 dB overall in the selected channel. The second common-base stage serves also to combine the four channels. In the off state, the isolation from input to output is primarily obtained from the two common-base stages, which have provision to reverse-bias their emitter-base junctions when they are not selected.

Extensive computer simulations, using SPICE 2, were performed to investigate frequency performance and temperature stability of the switch. The circuit was simulated in two sections: (1) digital select circuitry; and (2) RF switch amplifier. A transient analysis was used for the digital circuitry, and an AC analysis was performed on the switch amplifier. The computer predicted performance is summarized below in Table 3-3.

Table 3-3. COMPUTER-PREDICTED PERFORMANCE OF CIRCUIT

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switch Amplifier Voltage Gain</td>
<td>17 dB</td>
</tr>
<tr>
<td>Temperature Variation of Gain (-55°C to 125°C)</td>
<td>±1 dB</td>
</tr>
<tr>
<td>3 dB Bandwidth</td>
<td>600 MHz</td>
</tr>
<tr>
<td>Temperature Variation of Bandwidth (-55°C to 125°C)</td>
<td>±50 MHz</td>
</tr>
<tr>
<td>Switch Amplifier ON/OFF Ratio</td>
<td>&gt;70 dB</td>
</tr>
<tr>
<td>Digital Select Circuitry Propagation Delay</td>
<td>10 ns</td>
</tr>
<tr>
<td>Temperature Variation of Propagation (-55°C to 125°C)</td>
<td>±2 ns</td>
</tr>
</tbody>
</table>
Figure 3-15. SAW Synthesizer: Switch, One of Four Input Sections, Common Output Section
Figure 3-16 below shows a photograph of the SP3T switch die, and Figure 3-17 shows the die bonded into a 40-pin flat-pack package.
Some comments on the interpretation of computer simulation are in order. A very pessimistic model for the OAT (Oxide Aligned Transistor) device was used in all simulations, therefore it is expected that the computer predictions will be an accurate representation of worst case performance. The gain of the switch amplifier in the OFF state was predicted to be well below -100 dB. This result does not include substrate coupling, or coupling effects associated with the packaging scheme adopted.

Switch isolation was measured for the packaged chip configuration shown in Figure 3-17 and was measured to be only 40 to 45 dB, far below the 70 dB desired. Isolation for the RF test fixture, the packaged switch, and an empty switch package have all been measured. The switch package has been found to be inadequate for this application - providing only approximately 40 dB isolation. A new packaging concept has been investigated. Based on these investigations the chip is being mounted in a CPW (coplanar waveguide) structure. This packaging concept will produce approximately 60 dB RF isolation and will require little more volume than the current approach.

CPW is an ideal medium for launching onto differential RF-LSI circuitry. This transmission medium provides both a signal path and ground path at the chip interface and thereby enhances a common mode rejection. Figure 3-18 shows a sketch of a CPW, basically a narrow strip with two ground planes

![Figure 3-18. COPLANAR WAVEGUIDE WITH GROUND PLANE](image-url)
running adjacent and parallel to the strip on the same side of a substrate. Classically, CPWs are characterized by their characteristic impedance and phase velocity calculated by assuming that the dielectric substrate is thick enough to be considered infinite. However, in the current application, a ground plane is used not only adjacent to the conductor but on the other side of the relatively thin dielectric substrate. The analysis to calculate this perturbation has been developed at TRW and is based on a finite difference method with a network elimination technique. Figure 3-19 shows the change in characteristic impedance for the particular geometry described in the figure as the ground plane \(L_1\) distance is moved closer to the dielectric. Very good agreement has been obtained between measurement and the calculations.

Figure 3-20 below shows the SP3T switch mounted in a 60-pin package with the coplanar waveguide substrate.

Figure 3-20. SP3T SWITCH

---


Figure 3-19. IMPEDANCE vs GROUND PLANE PROXIMITY FOR COPLANAR WAVEGUIDE
The switch was characterized in this new configuration, with unmatched inputs and output. A brief summary of its performance is given in Table 3-4 below. Figures 3-21 through 3-24 show typical measured selected channel gain as well as unselected channel isolation as measured at the switch output.

Table 3-4. TYPICAL SP3T PERFORMANCE

<table>
<thead>
<tr>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Selected Channel Voltage Gain (Unmatched)</td>
<td>10 dB</td>
</tr>
<tr>
<td>Unselected Channel Isolation</td>
<td>50-60 dB</td>
</tr>
<tr>
<td>Switching Speed</td>
<td>( \leq 15 ) ns</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>( &lt;0.28 ) W</td>
</tr>
</tbody>
</table>

Figure 3-25 shows SP3T switching speed as well as the test conditions under which the measurement was made. Switching speed for both turn-on and turn-off is approximately 10 ns, well within the synthesizer requirement of \( \leq 1 \) \( \mu \)s.

Figures 3-26 and 3-27 are measurements made on the unmatched switch at all input and output ports. The magnitude of the input and output reflection coefficients is approximately 0.88, which represents input and output mismatch losses of 13 dB.

Figures 3-28 through 3-32 are the detailed switch block diagram as well as individual switch chip module schematics.

3.4.1.2 ADM-1 (Mix-and-Divide Circuitry)

The central signal processing hardware of the direct synthesis design is the RF-LSI circuitry designed to perform the redundant mix-and-divide functions, or ADM-1, abbreviated for Amplify-Divide-Mix.

The complete task of amplifying, dividing (programmable as +3 or +4), filtering, and mixing the LO signal with the selected RF signal from the SP3T switch was to be accomplished by a single RF-LSI chip. More specifically, the ADM-1 circuitry was designed as a monolithic IC utilizing conventional RF design techniques incorporated in front end and output amplifiers, a five-latch design using standard low-level differential logic circuits in the divider, an emitter-follower/diode level shifter with diode peaked differential lowpass filter, and a variable transconductance four-quadrant-multiplier mixer stage with differential output buffering circuitry to present a 50 ohm output impedance to off-chip bandpass filters.
Figure 3-21. RF-LSI SWITCH GAIN AND ISOLATION
Figure 3-24. RF-LSI Switch Gain and Isolation
FIGURE 3-26.

IMPEDEANCE OR ADMITTANCE COORDINATES
Freq.=360-1300 Mhz.
IMPEDEANCE OR ADMITTANCE COORDINATES
Freq. 300 1300 Mhz.

FIGURE 3-27.
RESISTOR VALUES ARE IN OHMS AT 200 OPS
1. \(R_1 = 2.4k\)
2. \(R_2, R_6 = 1.2k\)
3. \(R_3, R_7, R_8 = 1k\)
4. \(R_4 = 2k\)
5. \(R_5 = 1.8k\)

NOTES:
1. \(V_{EE} = -5.0\text{VDC}\)
2. ALL TRANSISTORS ARE 2TIL12W4
3. \(V_{CC} = +5.0\text{VDC}\)
4. \(P_D = 20\text{mw}\)

Figure 3-29.
RF SWITCH TTL TO ECL BUFFER

3-39
RESISTOR VALUES ARE IN OHMS AT 200 O.P.S.
1. R1, R3=800
2. R2=5.2K
3. R4, R9=24K
4. R5, R6, R8, R9, R18=1200
5. R7=600
6. R10, R12, R4, R16=4.66K
7. R1(R13, R15, R17, R2)=475
8. R20=5.0K

RF SWITCH
DECODER AND LEVEL SHIFTER

NOTES
1. VEE=-5.0 VDC
2. ALL TRANSISTORS ARE 2TL12W4
3. P=23.0 mw

<table>
<thead>
<tr>
<th>S0</th>
<th>S1</th>
<th>SELECT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>SW0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>SW3</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>SW1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>SW2</td>
</tr>
</tbody>
</table>

Figure 3-30. RF SWITCH DECODER AND LEVEL SHIFTER
Figure 3-31. RF SWITCH AMPLIFIER
RESISTOR VALUES ARE IN OHMS
AT 2000 OPS
R1,2=200
R3=165K
R4=4.2K
R5,8=1.5K
R6,7=1K
C1=2.0 PF

RF SWITCH OUTPUT STAGE

NOTES:
1. ALL TRANSISTORS ARE 2TL12W4
2. VCC0=5.0*VCC
3. CAPACITOR IS BURIED LAYER TO ISOLATION DIODE
4. OUTPUT PADS ARE 4 MILS IN DIAMETER
5. PD=19.6 mw

Figure 3-32. RF SWITCH OUTPUT STAGE
Figure 3-33 below shows the ADM-I block diagram.

![ADM-I Block Diagram]

Figure 3-33. ADM-I BLOCK DIAGRAM

Figure 3-34 shows a photograph of the originally proposed ADM-I chip. All functional modules shown in the block diagram of Figure 3-33 were fabricated and interconnected on this single 100 x 75 mil silicon chip.

Table 3-5 gives detailed preliminary electrical specifications of the individual ADM-I functional circuits. Because a differential circuit design philosophy was implemented for each of the functional units of the ADM-I, a similar interconnection concept between chip modules was maintained. This concept provided a higher level of flexibility in that it provided for the ability to reduce even-order mixer harmonics; however, it complicated the task of characterizing individual module performance. As a result, the ADM-I chips, as first fabricated, became characterized in a pass/fail fashion, incapable of being reworked as a serviceable unit.

Technical deficiencies in unit performance encountered during early evaluation testing demonstrated the need to examine each module as a stand-alone unit. This feature would allow the establishment of baseline performance data under synthesizer drive conditions prior to interconnection as a final ADM. During this mode of evaluation, separately packaged versions of each block of the ADM-I module were tested. It was determined that two units were defective from either an electrical design standpoint or from errors encountered in the photolithographic-mask fabrication processes.
### Table 3-5. ADM CIRCUIT SPECIFICATIONS

<table>
<thead>
<tr>
<th>Circuit</th>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMP - A1</td>
<td>Frequency</td>
<td>480-766 MHz</td>
</tr>
<tr>
<td></td>
<td>Output Voltage</td>
<td>400 mV peak</td>
</tr>
<tr>
<td></td>
<td>Input Power</td>
<td>≥ -22 dBm</td>
</tr>
<tr>
<td></td>
<td>Input VSWR</td>
<td>≤ 2:1</td>
</tr>
<tr>
<td></td>
<td>Load Capacitance</td>
<td>≤ 1.2 pf</td>
</tr>
<tr>
<td></td>
<td>Output Quiescent Level</td>
<td>2 V</td>
</tr>
<tr>
<td>Divider</td>
<td>Frequency</td>
<td>640-766 MHz (±4)</td>
</tr>
<tr>
<td></td>
<td>Output Swing</td>
<td>480 MHz (±3)</td>
</tr>
<tr>
<td></td>
<td>Output Quiescent Level</td>
<td>200 mV</td>
</tr>
<tr>
<td></td>
<td>Output Level</td>
<td>4.8 V</td>
</tr>
<tr>
<td>LPF/Level Shifter</td>
<td>Frequency</td>
<td>160-192 MHz</td>
</tr>
<tr>
<td></td>
<td>Fundamental Atten.</td>
<td>-6 dB</td>
</tr>
<tr>
<td></td>
<td>7th Harmonic Atten.</td>
<td>42 dB</td>
</tr>
<tr>
<td></td>
<td>Output Quiescent Level</td>
<td>-2V</td>
</tr>
<tr>
<td>Analog Multiplier</td>
<td>Input Frequencies</td>
<td>160-192 MHz &amp; 480-576 MHz</td>
</tr>
<tr>
<td></td>
<td>Output Frequency</td>
<td>640-768 MHz</td>
</tr>
<tr>
<td></td>
<td>Output Level</td>
<td>10 mV peak</td>
</tr>
<tr>
<td></td>
<td>Output Quiescent Level</td>
<td>2.5 V</td>
</tr>
<tr>
<td></td>
<td>Output Impedance</td>
<td>200 ohms</td>
</tr>
<tr>
<td>AMP - A2</td>
<td>Frequency</td>
<td>640-768 MHz</td>
</tr>
<tr>
<td></td>
<td>Output Power</td>
<td>&gt; -15 dBm</td>
</tr>
<tr>
<td></td>
<td>Output VSWR</td>
<td>≤ 2:1</td>
</tr>
<tr>
<td></td>
<td>Output Compression Point</td>
<td>&gt; -8 dBm</td>
</tr>
</tbody>
</table>
The "fix" for the input amplifier problem was to replace the fabricated Al portion of the ADM-1 chip with an external RFCS-1 RF amplifier chip. The existing Al amplifier output metal-II lines would be cut with a low power laser, thereby removing the level-shifting outputs to the divider inputs, and the new RFCS-1 amplifier would be wire-bonded onto the ADM chip at the appropriate pad locations. A new bias network would be added external to the package to supply the required +2.0 VDC bias to the divider input stage.

To accomplish the lowpass filtering, found to be the other ADM-1 design deficiency problem associated with the LPF/level shifter circuitry, off-chip passive LPF networks were designed. These filter networks were re-designed to attenuate all of the divider harmonics present above 162 MHz, by greater than -50 dBc. An additional bias network, similar in design to that mentioned above, was added external to the package to apply -2.0 VDC bias to each of the mixer LO input ports, thereby replacing the level shifting circuitry.

In addition to implementing the hardware modifications to the input amplifier (RFCS-1), external LPF, and bias networks at the divider and mixer inputs, a separate programmable divider chip was provided. The revised ADM-1 configuration, consisting of three RF-LSI chips as shown in Figure 3-35, provided for individual chip characterization; in the event that piece-part replacement within the single packaged module be required to provide a complete working unit.

Figures 3-36 and 3-37 show the revised ADM-1 packaging scheme. Note the placement of each of the three RF-LSI chips, RFCS-1, +3/+4 divider, and Mixer A2, within the 24-pin flatpack carrier.

3.4.1.2.1 RFCS-1

The input amplifier in the LO chain of the modified ADM-1, as seen in Figure 3-36, is similar to the switch amplifier found in the SP4T switch. Bias voltages for the RFCS-1 of the ADM-1 were extended to cover a 15 volt dynamic range, thereby providing higher saturated output power. An increased in-band gain as well as flat passband response is obtained by grounding the current adjust input of the device. Typical performance data for the RFCS-1 amplifier, obtained under differential input drive and output conditions, is given in Table 3-6.
Figure 3-36. ADM-1 PACKAGE
Table 3-6. TYPICAL RFCS-1 PERFORMANCE

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P_{\text{SAT}}$</td>
<td>-3.0 dBm</td>
</tr>
<tr>
<td>Gain at $f_0$</td>
<td>15.5 dB @ 700 MHz</td>
</tr>
<tr>
<td>3 dB Gain Bandwidth</td>
<td>300 MHz</td>
</tr>
<tr>
<td>DC Power Consumption</td>
<td>750 mW</td>
</tr>
</tbody>
</table>

A schematic of the RFCS-1 circuitry is seen in Figure 3-38.

3.4.1.2.2 Programmable Divider ($\pm 3/\pm 4$)

Before the electrical specifications and design considerations are detailed for the programmable divider circuitry, some clarification should be given regarding the data presented in subsequent test. The data sheets which outline divider performance and figures given showing divider output spectral content were taken from circuitry developed utilizing divider operation in a $\pm 4$ mode, except where $\pm 3$ operation is specified. The performance of the divider circuitry, in terms of harmonic level generation, is similar in both the $\pm 3$ and $\pm 4$ modes, in that subsequent circuitry developed to remove undesirable divider output harmonics for the $\pm 3$ mode of operation has been scaled in frequency to achieve similar stopband performance to data presented for the $\pm 4$ mode. Similarly, passband frequency translation has been incorporated to achieve the required $\pm 3$ operation, thereby providing a mixer LO port drive spectrum consistent with the $\pm 4$ spectrum achieved after proper off-chip filtering. The required off-chip filter design for attainment of ADM-1 performance which minimizes spurious product generation is, however, described in the LPF section of the text, and the distinction between $\pm 4$ spectral performance and $\pm 3$ performance is therefore highlighted.
The programmable +3/+4 uses low level differential logic, which interfaces well with the rest of the circuitry. A block diagram of the divider is shown in Figure 3-39. The logic is somewhat unconventional, but allows the counter to be implemented with gates with only two inputs, which permits the full speed capability of the differential logic to be realized. This insures that 800 MHz divider operation can be routinely achieved without the need to select chips and possibly suffer a yield loss. The additional AND gate shown on the output is optional; in the +3 mode, it provides a 50% duty cycle output rather than the 1/3 or 2/3 duty cycle normally obtained from a +3, and thus suppresses the DC and even harmonic components fed to the mixer.

Typical performance data for the divider circuitry, obtained while being driven differentially from the RFCS-1 amplifier (at -30 dBm input), is given in Table 3-7. It should be noted that due to the differential divider output arrangement, Table 3-7 data was measured with the lowpass filters in place at the divider outputs.

Table 3-7. TYPICAL DIVIDER PERFORMANCE DATA

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Power Consumption</td>
<td>≤ 250 mW</td>
</tr>
<tr>
<td>Input Trigger Threshold</td>
<td>≥ -18 dBm</td>
</tr>
<tr>
<td>F\text{IN} (±4)</td>
<td>600-800 MHz</td>
</tr>
<tr>
<td>F\text{IN} (±3)</td>
<td>450-550 MHz</td>
</tr>
<tr>
<td>P\text{OUT}</td>
<td>≥ -17.0 +1.5 dBm</td>
</tr>
<tr>
<td>F\text{OUT}</td>
<td>120.0 - 191.5 MHz</td>
</tr>
<tr>
<td>Input Bias (V\text{Bias})</td>
<td>+2.0 VDC</td>
</tr>
</tbody>
</table>

Figure 3-40 shows typical divider output spectral data (+4 mode). Test conditions for this case are as before, RFCS-1 driving divider with -30 dBm at LO input, except a 180° hybrid coupler is used to convert the differential output configuration to a single-ended mode, presenting a 50 ohm output for measurement. Bias "tee" networks between the divider outputs and the coupler input ports restrict divider output stage bias voltages to the test fixture circuitry, and allow the F_{LO}/4 spectrum to pass through to the spectrum analyzer for measurement. No lowpass filters are present, so as to allow measurement of the divider harmonics present in the LO passband from 640-766 MHz. From Figure 3-56, for an LO input signal at 640 MHz, F_{LO}/4 is seen as a signal at 160 MHz and -18.1 dBm in level at the divider output. The principle harmonic of the 160 MHz baseband signal seen at 480 MHz is only -26 dBc, and the LO signal seen at 640 MHz is -31.3 dBc. Again, similar harmonic levels are present for +3 operation.
Figure 3-40. FREQUENCY SYNTHESIZER S/N 01 ADM-1 #3 DIVIDER OUTPUT
(1280 MHz SELECTED OUTPUT WORD)
From the data given by Figure 3-40, it is apparent that an additional lowpass filter stopband attenuation of >35 dB be imparted at the second-order and higher harmonics of the baseband divider output frequencies if a minimum -60 dBc spurious requirement is to be met. This, of course, assumes that the ADM-1 mixer conversion gain will not appreciably raise any harmonic-in-origin spurious signals generated when the divider output spectrum is mixed with the selected SP3T signals.

Figure 3-41 shows the programmable divider schematic.

3.4.1.2.3 Off-Chip LPF

The original implementation of the ADM hardware included a lowpass filter/level shifter network to follow the divider output stage. The proposed design consisted of a series emitter-follower/diode level shifter and differential stages with diode peaking. The design provided for a 7-stage cascaded design of single-pole networks with a 600 MHz corner frequency, rolling off to give greater than 40 dB of attenuation at the 7th harmonic at 1120 MHz. However, as early speculation had pointed out, realization of such a design would be difficult to produce reliably in monolithic form due to component tolerances.

Initial studies conducted to examine spurious requirements impacted by the proposed RF-LSI design philosophy indicated that in-band spurs, present at a level as high as -17 dBc, might be generated at the mixer output. The impact of these in-band tones was determined to be the worst case when evaluating the 7th harmonic of the divider output. However, as Figure 3-40 has shown, baseband harmonics as high as -26 dBc are present at the divider output, due in fact to the nature of the squarewave output of the digital divider.

In an attempt to remove all even and odd ordered harmonics present at the divider output, and pass the LO/3 baseband signals, an off-chip lowpass filter design was implemented. The circuitry fabricated on the ADM-1 substrate to provide the LPF/level shifting function was therefore cut away from the remaining mixer/A2 portion of the chip, leaving only those two remaining functional sections on to be used in the modified ADM configuration.
The off-chip design consists of a 7th order, Chebychev, 0.1% ripple lowpass design with 0.01 μF coupling capacitors at both input and output. The filter is designed to translate a 50 Ω source impedance, seen looking into the divider output stage, to a 1.28K Ω load presented by the mixer input circuitry. The 3 dB bandwidth was chosen to be 162 MHz, to allow passage of a maximum baseband frequency of 486/3 MHz and allow for fabrication-tuning error. It was desired to provide a minimum of 30 dB of stopband attenuation at the \( \frac{2F_{LO}}{3} \) frequency at 245 MHz, therefore a 7th order Chebychev design was synthesized. Figure 3-42 gives the schematic diagram of the filter, while Figures 3-43 and 3-44 are plots of measured breadboard filter passband and stopband data.

Figure 3-45 is a plot of the filter response characterized from 50 to 950 MHz, with a deliverable-hardware filter mounted in a test fixture built specifically for simulating the mechanical mounting processes in the final synthesizer configuration. Note that approximately 52 dB of attenuation was achieved at 324 MHz, 162 MHz from the passband marker. This net 6.5 dB variation in attenuation closest to the divider baseband becomes worst at 450 MHz, where an absolute level of -56 dBc attenuation is achieved. This is compared to the -70 dBc attenuation offered by the breadboard filter at 450 MHz in Figure 3-44.

Due to the edgewise mounting technique employed for mounting of the LPF circuit boards, a less efficient RF ground is provided, the effect of which causes a decrease in attenuation with increasing frequency. However the major task of reducing the divider output harmonics has been satisfied.

3.4.1.2.4 Mixer/A2

In the modified ADM-1 configuration, the functions provided by the mixer and output amplifier (A2) are obtained from the original ADM chip. The fabricated Mixer/A2 circuitry was the only remaining portion of the device found to be functionally adequate, and capable of providing a minimum 5 dB conversion gain to IF signals in the range of 600 to 780 MHz. This gain bandwidth
Figure 3-43. MEASURED BREADBOARD FILTER PASSBAND DATA
Figure 3-44. MEASURED BREADBOARD FILTER STOPBAND DATA
limitation being applicable to the #4 ADM device of the synthesizer module chain only, due to the difference mode IF produced by the #1-#3 ADM devices. Figures 3-46 and 3-47 show the schematic diagrams of the mixer and output amplifier (A2) of the modified ADM-1 hardware. Table 3-8 below indicates typical measured mixer/A2 conversion gain, as measured under simulated synthesizer drive level conditions at both the LO and RF ports. The LO input ports are driven differentially from the divider, through the lowpass filters, while the RF ports are driven in a single-ended mode, with the undriven input terminated through a coupling capacitor to a 50 ohm load. The IF output port is loaded in a single-ended fashion with the unmeasured output side terminated in 50 ohms also.

From Table 3-8, the mixer/A2 conversion gain with the divider operating in the /4 mode, is shown to vary from 6.25 dB, at an IF frequency of approximately 640 MHz, to a gain of 4.75 dB at an IF frequency of 771 MHz. Maximum conversion gain variation over the IF passband (640-767.5 MHz) is shown to be 1.53 dB. It should be noted, however, that in the divide-by-three mode of operation, an increase in LO drive power of approximately 5.5 dB is required at the divider input to insure generation of the correct IF frequency. This deviation in LO drive requirement is typically accommodated for by raising the minimum LO drive power at the first ADM, and by raising the switch input drive levels so as to produce mixer output IF tone levels high enough to drive successive RFCS-1-Divider stages. In addition, selectively padding the switch output ports to achieve RFCS-1 drive levels on the order of -24 dBm min, will achieve the required divider drive level.

In order to supply proper mixer input bias levels, a bridge-configured network is provided external to the ADM package. This bridge-type of biasing scheme allows for unbalancing the mixer (LO) input port bias voltages to reduce undesirable harmonics produced in the IF passband.

Figures 3-48 and 3-49 show top side and bottom side views of the completed synthesizer module hardware. Figure 3-49 indicates the complexity of the packaging scheme incorporated in mounting both the commercial bandpass filters and off-chip, edgewise mounted, lowpass filters.
Figure 3-46. ADM-1 MIXER SCHEMATIC
Table 3-8 TYPICAL MEASURED MIXER/A2 CONVERSION GAIN

| Input +4 |   |   |   |     | Output +4 |   |   |   |  
|----------|---|---|---|-----|-----------|---|---|---|---|
| $P_{LO}$ (dBm) | $F_{LO}$ (MHz) | $P_{RF}$ (dBm) | $F_{RF}$ (MHz) | $F_{IF}$ (MHz) | $P_{IF}$ (dBm) | Conversion Gain (dB) |
| -17.0    | 630 | -35.0 | 480 | 637.50 | -28.75 | 6.25 |
| -17.0    | 630 | -34.70 | 512 | 669.5 | -29.10 | 5.60 |
| -17.0    | 630 | -34.73 | 544 | 701.5 | -28.45 | 6.28 |
| -17.0    | 630 | -34.85 | 576 | 733.50 | -30.0 | 4.85 |
| -17.82   | 780 | -35.0 | 480 | 675.0 | -28.8 | 6.20 |
| -17.82   | 780 | -34.70 | 512 | 707.0 | -28.9 | 5.80 |
| -17.82   | 780 | -34.73 | 544 | 739.0 | -29.35 | 5.38 |
| -17.82   | 780 | -34.85 | 576 | 771.0 | -30.10 | 4.75 |

| Input +3 |   |   |   |     | Output +3 |   |   |   |  
|----------|---|---|---|-----|-----------|---|---|---|---|
| $P_{LO}$ (dBm) | $F_{LO}$ (dBm) | $P_{RF}$ (dBm) | $F_{RF}$ (MHz) | $F_{IF}$ (MHz) | $P_{IF}$ (dBm) | Conversion Gain (dB) |
| -12.12   | 480 | -35.0 | 480 | 640.0 | -29.55 | 5.45 |
| -12.12   | 480 | -34.85 | 576 | 736.0 | -31.00 | 3.85 |

$V_{pin \#11} = 2.018V$
$V_{pin \#12} = -2.014V$
$V_{pin \#14} = 4.964V$
$V_{pin \#15} = 4.966V$
3.5 Output Module

The output module is used to frequency double and amplify the synthesizer board 648-768 MHz, 1.5-MHz step size, output producing an output ranging from 1296 to 1536 MHz, in 3 MHz steps at a saturated power level of +10 dBm. Commercial bandpass filters are incorporated in the design to reduce out-of-band spurs to a level ≤ -70 dBc. The bandpass filters are centered at 1416 MHz and have a 330 MHz 3 dB bandwidth, with 1-2 dB of pass-band insertion loss.

3.5.1 Block Diagram

A block diagram of the output module circuitry is shown in Figure 3-50. The amplifier modules used in the design are commercial wideband RF amplifiers. The X2 circuitry will be described in detail later.

Operation of the circuit can be followed through Figure 3-51, which details gain and power distribution for the module. The input amplifier chain is used to amplify the Synthesizer Module output to approximately +13 dBm at the doubler input. The doubler doubles the input frequency with a conversion loss of approximately 12 dB. The amplifier/filter chain following the doubler amplifies the doubler output to a saturated level of approximately +10 dBm and filters out-of-band spurs. Pads shown throughout the module are used to eliminate mismatches between circuits and thereby assures circuit stability. As Figure 3-51 indicates, an input drive level of -22 dBm (minimum Synthesizer Module output power) produces a saturated +10.3 dBm output. Total noise power at the output will be less than -40 dBm. Table 3-9 below lists typical deliverable output module performance.

Table 3-9. OUTPUT MODULE TYPICAL PERFORMANCE

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Expected Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>f(_\text{IN})</td>
<td>600-800 MHz</td>
</tr>
<tr>
<td>P(_\text{IN})</td>
<td>≥-24 dBm</td>
</tr>
<tr>
<td>f(_\text{OUT})</td>
<td>1200-1600 MHz</td>
</tr>
<tr>
<td>P(_\text{OUT})</td>
<td>+10.0 ±1.0 dBm</td>
</tr>
<tr>
<td>Out-of-Band Spurs</td>
<td>&lt; -70 dBc</td>
</tr>
<tr>
<td>DC Power Consumption</td>
<td>&lt;3.75W</td>
</tr>
</tbody>
</table>
*Reflects 12 dB conversion loss and 6 dB noise enhancement.

Figure 3-51. OUTPUT MODULE GAIN/POWER DISTRIBUTION
Measured performance of the module is shown in Figures 3-52 and 3-53. Figure 3-52 is a plot of power out (at $2f_0$) vs power in (at $f_0$). The plot indicates that input power in excess of -28 dBm will produce a saturated output. The data shown was measured at 1416 MHz. Figure 3-53 shows frequency response of the module. Input drive for this data was -25 dBm. The plot indicates that output power is flat to within +0.5 dB over the 1296 MHz to 1536 MHz frequency range. Figure 3-54 is a plot of the output module wideband frequency response for a single 708 MHz input at -25 dBm. Note that the output module noise floor is measured to be approximately -55 dBc, within the passband of the output filters, and -65 dBc out-of-band.

Table 3-10 summarizes the capabilities of the deliverable output module hardware. Figure 3-55 shows the deliverable output module hardware.

3.5.2 Frequency Doubler

As was mentioned above, a frequency doubler is required as part of the output module to double the synthesizer module output frequencies up to the required 1295-1536 MHz operating range. To minimize cost, complexity, and to improve temperature performance, a passive diode doubler design was chosen. A schematic for the circuit is shown in Figure 3-56. Each of the diodes conducts for half a cycle resulting in full wave rectification. The output waveform is therefore rich in second-order harmonics. The 180° relative phase is provided by driving one diode from the center pin of TL1 while driving the other from the jacket. Both transmission lines also serve as idlers for even-order harmonics and serve to suppress odd-order harmonics. As idlers, the transmission lines provide low impedance paths at the diode inputs for even-order harmonics and high impedance paths at odd-order harmonics.

The performance of the doubler is shown in Figures 3-57 and 3-58 and summarized in Table 3-11. The results indicate worst case spur level as -9 dBc for the third-order harmonic. The design was not optimized for spur rejection since filters following the doubler provide over 70 dB rejection to harmonically related spurs. (Unmatched diodes, an unbalanced power split, and improper phase at the diode inputs all contribute to the presence of harmonically related spurs at the output.) The spur performance for the non-optimized design has been shown to be more than adequate in this circuit application.
ARMY SYNTHESIZER OUTPUT MODUL Pin=-25dBm

Figure 3-53. P_OUT vs FREQUENCY
<table>
<thead>
<tr>
<th>ITEM NO.</th>
<th>PARAMETER DESCRIPTION</th>
<th>REQUIRED PERFORMANCE</th>
<th>RELIABILITY</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DC Power</td>
<td>Minimum</td>
<td>2 M</td>
<td>Calculated Power (Breadboard measurement was 3.8 watts).</td>
</tr>
<tr>
<td>2</td>
<td>P_{IN} (648 to 768 MHz)</td>
<td>\geq -22 dBm</td>
<td>\geq -28 dBm</td>
<td>Breadboard measurement.</td>
</tr>
<tr>
<td>3</td>
<td>P_{OUT} (648 to 768 MHz)</td>
<td>+10.0 \pm 1.0 dBm</td>
<td>+10.3 \pm 0.5 dBm</td>
<td>Calculated Value (Breadboard measurement was +10 \pm 0.2 dBm)</td>
</tr>
<tr>
<td>4</td>
<td>Frequency Response</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>-1 dB_{L} Bandwidth</td>
<td>1296 MHz</td>
<td>1290 MHz</td>
<td>Breadboard measurement.</td>
</tr>
<tr>
<td></td>
<td>-1 dB_{H} Bandwidth</td>
<td>1536 MHz</td>
<td>1600 MHz</td>
<td>Breadboard measurement.</td>
</tr>
<tr>
<td>5</td>
<td>VSWR</td>
<td>\leq 2.0:1</td>
<td>\leq 1.9:1</td>
<td>Breadboard measurement.</td>
</tr>
<tr>
<td>6</td>
<td>Spurious Response</td>
<td>\geq -70 dBc</td>
<td>\geq -65 dBc</td>
<td>Breadboard measurement.</td>
</tr>
</tbody>
</table>
Figure 3-56.
SURFACE ACOUSTIC WAVE MICROWAVE OSCILLATOR AND FREQUENCY SYNTHESIZER--ETC.

SEP 81  D J DODSON, M Y HUANG, M D BRUNSMAN DAAB07-78-C-2992

DELET-TR-78-2992-P
<table>
<thead>
<tr>
<th>ITEM NO.</th>
<th>PARAMETER DESCRIPTION</th>
<th>REQUIRED PERFORMANCE</th>
<th>CAPABILITY</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Input Frequency</td>
<td>648-768 MHz</td>
<td>600-800 MHz</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Input Drive Level</td>
<td>&lt;= +15 dBm</td>
<td>+13 dBm typ.</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Conversion Loss</td>
<td>&lt;15 dB</td>
<td>11.5 dB typ.</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Harmonic Rejection</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$f_1$ (Fundamental)</td>
<td>&gt;0 dBc</td>
<td>&gt; -11 dBc</td>
<td>Filters follow the doubler to reduce out-of-band spurs.</td>
</tr>
<tr>
<td></td>
<td>$f_2$ (Times 3)</td>
<td>&gt;0 dBc</td>
<td>&gt; -9 dBc</td>
<td></td>
</tr>
</tbody>
</table>
4.0 HARDWARE CONSTRUCTION SUMMARY

During the construction phase of the synthesizer, several problem areas encountered with the I.L.O. and synthesizer module/multi-layer board (MLB) hardware were overcome by work-around solutions, which upon unit completion resulted in compromised overall performance. The nature of these hardware problems often required additional circuitry to be implemented supplemental to the already assembled/fabricated unit. Therefore, a tradeoff between achieving functional operation and reduced dynamic performance typically had to be made.

In particular, the spurious output performance of the synthesizer was significantly degraded. The major source of generated in-band spurs present at the synthesizer output are attributable to ADM-1 and package feed-thru, where the unselected mixer input tones appear at the mixer output port anywhere from -30 to -35 dBc. Functional operation of the ADM-1 circuitry was obtained after several circuit re-design efforts were undertaken to adapt the modified ADM configuration, as defined previously in detail. In the final ADM-1 packaging scheme, a Kovar septum was placed between the input amplifier/divider and mixer chips in an attempt to eliminate the direct coupling path from ADM input to output. This effort reduced direct input to output coupling by 10 to 12 dB as measured on a separate ADM chip test fixture.

Had this generation of modified RF-LSI circuitry undergone an additional packaging iteration, similar to the coplanar technique used in obtaining 60 dBc isolation in the SP4T switches, similar -50 dBc spurs would be realized at the ADM outputs.

Other problem areas directly affecting the introduction of spurious tones at the synthesizer output were (a) off-chip lowpass filters at the divider output, (b) off-chip biasing networks at the divider and mixer inputs, and (c) matching networks introduced at the switch input pins of the multi-layer PC board.
4.1 Multi-Layer Board (MLB)

In order to perform the complex mix-and-divide as well as switching functions of the direct synthesizer, a multi-layer processing scheme was employed which utilized the inherent isolation feature of stripline technology. By laying the multi-layer PC board out in such a way that a separate layer of the 10-layer "sandwich" structure was dedicated solely to each of the four primary synthesizer tones, particular attention was given to maximizing isolation at the input ports of the SP3T RF switches. In addition, isolated ground plated-thru holes and ground barriers were utilized where routing of RF lines on adjacent layers appeared in close proximity of one another at feed-thru points to the component layer of the MLB.

Two problem areas associated with the layout of the MLB arose during fabrication of the synthesizer module. Both problems had been researched prior to committal of the layout design by the drafting team assigned to the board as well as the engineering personnel working the isolation aspects of multi-layer design at the frequencies involved. Both problems affected the direct coupling between the four primary synthesizer module tones, in particular, direct coupling between the two center tones (486 and 567 MHz) of the board, and the lack of isolation between the four switch input points on each of the four distinct frequency layers.

The coupling mechanism between the 486 and 567 MHz input tones appeared to be attributable to both a lack of sufficient grounding between the 486 and 567 MHz board layers as well as a proximity or direct coupling effect. An improvement in isolation between the 486 and 567 MHz, as well as to the other board tones, was achieved by placing two ground barriers through the MLB structure, isolating the 486 and 567 MHz input launching points from the other tones throughout the board.

The layout philosophy taken on each of the distinct RF carrying layers of the MLB was one whereby each line segment from the four switch input points (for a given input frequency) was to be constructed of 200 ohm line segments, connected in parallel to present a 50 ohm line impedance, and then routed to their respective launching point at the tone generator input of the MLB. It was theorized that no matching networks would be required between the tone generator output - MLB "50 ohm" interface. Similarly, in addition, no isolation be required between switch input line segments to insure uniform
power distribution among the four switches. The latter assumption proved to result in power level variation, by as great as 12 dB (as measured at the selected switch outputs), and crosstalk problems between adjacent switches operating with multiple applied input tones at comparable power levels.

In order that uniform power levels be applied from the switches to the mixer stage of the ADM-1 circuitry, the result of which would produce a continuously flat swept output spectrum, a scheme of elaborate matching or padding at the switch inputs and/or outputs had to be adopted. No attempt was made at this point to improve tone-to-tone isolation at the switch input ports, only to determine the mechanism by which uniform power distribution could be attained at the switch outputs.

Swept frequency return loss measurements made at the switch input ports of an unassembled MLB seemed to indicate that the source of the power variation effect was VSWR mismatch and not an attenuation problem associated with unequal line loss at a particular switch location. Therefore, frequency selective networks (shunt inductors) were applied to the switch inputs (of the assembled MLB) measured at the highest power level in an attempt to route the applied signal field to the lower level input ports. This method was repeated at all switches exhibiting the power balance problem, the result of which yielded signal level variation no greater than 2 dB for any selected switch-input frequency.

4.2 **ADM-1 Circuitry**

As previously discussed, hardware problems encountered with the ADM-1 circuitry, as fabricated as a single RF-LSI device, required that certain chip filtering, biasing, and level setting functions be provided at the "off-chip" level. Satisfactory functional operation of the conglomerate circuitry provided the amplify-divide-mix operation as proposed, but fell short of required spurious performance, generally due to the nature of the solution employed in interconnecting the discrete device chips in a single 24-pin flat package.
Due to the digital technology employed in the programmable divider circuitry, even and odd ordered harmonics are produced as high as -15 dBc at the divider output. Off-chip lowpass filters were designed to provide stopband attenuation in excess of -50 dBc. The transition bandwidth specification for the LPFs was fixed by the need to remove the second harmonic of the divider, in the +3 mode, in order to prevent $F_{RF} - 2F_{LO}/3$ spur generation at the mixer output of the first three ADMs. A 7th order Chebychev filter design was easily implemented to fulfill the passband and transition band requirements as mentioned; however, the physical size constraint imposed on the filter layout prevented adequate ground integrity throughout. As a result, degraded high frequency performance was obtained where 3rd and higher order divider output harmonics were present at the LO port of the mixer, capable of mixing as in-band spurs present at levels on the order of -40 dBc, in the first three ADMs.

In order to apply the required DC bias voltages to the input circuitry of the programmable divider and mixer, balanced bridge networks were designed with inductive coupling to prevent the RF signals at the device inputs from modulating the common DC supplies.

The balanced bridge network structure was employed particularly to facilitate offsetting the 1% film resistor arms at the input stage of the mixer. This ability would serve to enable the reduction of even-ordered mixer spurs generated in a doubly-balanced design of the type employed in the ADM circuitry. However, the magnitude of mixer-imbalance produced even-order spurs, by comparison with the spur levels encountered which were attributable to other means, did not require exercising the trimming capability of the balancing networks.

4.3 Commercial Bandpass Filters

Commercially available bandpass filters were designed to filter the IF output of ADM-1 mixers. The filters were designed with two distinct passband frequency ranges to accommodate the difference mode IF and sum mode operation of the #1-#3 and final ADM, respectively. The passband of the filter utilized with the low side ADM output frequency range is centered at 425 MHz with a 3 dB bandwidth of 165 MHz. The center frequency of the bandpass filter at the synthesizer output is 708 MHz, with the same 165 MHz 3 dB bandwidth.
Figures 4-1 and 4-2 show typical data measured to define the filter 3 dB bandwidth for the filter with $f_0 = 425$ MHz, and out-of-band performance, respectively. From Figure 4-1 note that the filter insertion loss is measured to be 1 dB at $f_0$ and the -3 dB points are measured at 351 MHz and 510.6 MHz, thereby indicating a 3 dB bandwidth of approximately 160 MHz. From the data measured showing the out-of-band attenuation characteristics of the filter in Figure 4-2, it can be seen that harmonic products mixed by the ADM mixer/A2 circuitry which fall on the low IF side of the filter curve will not be attenuated as greatly as those on the upper side of the filter. Since this filter is used in an application where the filtered IF bandwidth is generated by a downconversion process, spurious tones present at the low side of the filter passband are more likely to re-mix in successive ADM circuitry than are the high side tones. The relative difference in stopband performance can be seen by imposing the filter's high side transition band slope to the low end of the filter curve of Figure 4-2. From this comparison, the net lack of low-end attenuation is given by:

<table>
<thead>
<tr>
<th>Stopband Frequency (MHz)</th>
<th>Measured Attenuation (dB)</th>
<th>Translated Attenuation (dB)</th>
<th>Net Attenuation Increase (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>320</td>
<td>-18.0</td>
<td>-22</td>
<td>+4</td>
</tr>
<tr>
<td>310</td>
<td>-22.5</td>
<td>-32</td>
<td>+9.5</td>
</tr>
<tr>
<td>300</td>
<td>-27.0</td>
<td>-42</td>
<td>+15</td>
</tr>
<tr>
<td>290</td>
<td>-30.0</td>
<td>-52</td>
<td>+22</td>
</tr>
<tr>
<td>250</td>
<td>-39.0</td>
<td>-52</td>
<td>+13</td>
</tr>
</tbody>
</table>

Again, as a result of the poor low-side stopband performance indicated in Figure 4-2, divider harmonics present at the first mixer LO input port are more likely to mix and appear in successive ADM RFCS-1 input spectra. This condition becomes worse at the input to the #4 ADM circuitry, by virtue of the compounding effect resulting from three stages of similar filtering inadequacy.
5.0 HARDWARE TEST RESULTS

The design parameters and performance of individual modules comprising the synthesizer subsystems have been described in detail in previous text. Subsequent data presented was obtained during evaluating the performance of the integrated synthesizer, and a comparison of measured capabilities is made against the proposed system requirements.

5.1 Frequency Accuracy

Figure 5-1 shows the synthesizer output at selected discrete frequencies ranging from 1326 to 1356 MHz in 3 MHz increments. The control box was interfaced in the single frequency mode to step the synthesizer through a 30 MHz range. The data was taken on the Hewlett-Packard 8568A spectrum analyzer in the storage max-hold mode. Note that the frequency counter option of the 8568A was utilized to measure a frequency spacing accuracy of 3.00 MHz. Figures 5-2 and 5-3 similarly highlight the frequency spacing accuracy of the frequency synthesizer, with controller in the single frequency mode. Again, the HP 8568A spectrum analyzer was used in obtaining the data as given.

5.2 Synthesizer Module Swept Output

Figure 5-4 is a plot of the synthesizer module output spectrum, prior to output module, with the control box interfaced in the sweep mode. The full frequency capability of the synthesizer is measured again with the HP 8568A spectrum analyzer, as is shown by the swept output spectrum from 648 to 768 MHz. Note that the total variation in synthesizer module output power is approximately 5 dB. Three distinct regions in the output spectrum are seen as the last ADM in the synthesizer module chain selects each of the three primary tones at its mixer RF port input. The 567 MHz input being lower in power than the other three tones, therefore provides a lower IF signal level over the bandwidth for a given mixer LO drive level.
Army Freq. Synth. S/N 01 Output Spacing 5/7/81

Figure 5-3. OUTPUT TONE SPACINGS, 1506 to 1536 MHz, 3 MHz STEPS
Figure 5-4. FREQUENCY SYNTHESIZER SWEPT OUTPUT SPECTRUM, SYNTHESIZER BOARD OUTPUT
5.3 Synthesizer Swept Output

Figure 5-5 is a plot of the final synthesizer swept output spectrum under the drive conditions presented by Figure 5-4. Notice that the minimum drive level presented at the synthesizer module output at 712 MHz is sufficient to saturate the gain stages of the output module, resulting in a swept output spectrum well within a measured $10 + 1.3$ dB range. Also note that the total output power variation over frequency is approximately 2.6 dB.

5.4 Synthesizer Module Single Output Spectrum

Figure 5-6 is a plot of the stationary spectrum at the synthesizer module output with the output selected to be 672.0 MHz. Notice that in a 200 MHz frequency span that a spurious tone is observed to be approximately -40 dBc, with typical spurious levels to be approximately -50 dBc.

5.5 Synthesizer Single Output Spectrum

Figure 5-7 is again a plot of the stationary synthesizer spectrum. This data, taken in a 250 MHz frequency span, shows the synthesizer output at 1415 MHz with in-band spurious tones 15 MHz from the carrier at -30 dBc. Note the general bandpass shape to the spectrum noise floor as a result of the bandpass filters of the output module.

5.6 Switching Speed Data

In order to accurately evaluate the rate at which the synthesizer was capable of producing two distinct output frequencies, independent of output frequency spacing, the test configuration of Figure 5-8 was constructed. Briefly, the test is a measure of the hopping capability of the synthesizer, and is accomplished by comparing the output of the synthesizer to two signal sources, the frequencies of which are identical to those hopped between by the synthesizer under test.

The synthesizer under test's reference input is applied externally to the two reference sources to establish phase coherency. A square wave generator with variable DC offset capability is used to apply the hop command to the UUT. A DC level of greater than 1.5 VDC is required of the square wave "high" amplitude to properly sequence the SP4T of the synthesizer. By applying this trigger word simultaneously to the $2^7$ bit of the synthesizer and the horizontal trigger input of an oscilloscope, accurately triggered timing information can be obtained.
Figure 5-8. SWITCHING SPEED TEST SET-UP
Two commercially available high-level mixers were used to perform the downconversion process. However, two lower level mixers would work as adequately with some attenuation applied to the RF port input levels. The two reference sources are initially offset from the hop frequencies by 5 KHz in order to dramatically define the transition between a difference frequency of 5 KHz and the difference between the reference source center frequencies, as seen at the mixer IF ports. It should be noted that the oscilloscope used to measure the hop rate given in this example was limited to viewing signals in the 100 MHz region. Therefore, a 20 MHz bandwidth limiter was employed to suppress the high frequency portion of the mixer output waveform. For this reason, the solid line portion shown in the accompanying photographs is actually the difference frequency between the RF sources, and is in the range of 150 MHz.

Figure 5-9 is a photograph of the mixer output waveforms. The bottom waveform is the square wave trigger word. Note that when the trigger waveform is "low" the synthesizer is at the lowest output frequency, and vice versa. From Figure 5-9 it can be seen that it takes approximately 60 ns for the synthesizer to react to the command word transition, and the completed act of generating the frequency hop transition takes approximately 20-50 ns with some question as to frequency certainty once the hop has been initiated.

Figure 5-9. MIXER OUTPUT WAVEFORMS
5.7 Phase Noise Data

Figures 5-10 and 5-11 present the spectral phase noise characteristics of the completed synthesizer as measured by the TRW Metrology Department. The single oscillator technique was employed to obtain data for synthesizer operation at center frequencies of 1308 and 1503 MHz. Note that in both cases the synthesizer phase noise was measured to be below 90 dBc at 10 KHz, and is below 110 dBc at 2 MHz.

5.8 Comparison of Capabilities vs Requirements

Table 5-1 gives a detailed comparison of measured synthesizer performance to the requirements outlined under the Task II technical requirements section of the contract statement of work.

The packaging configuration utilized for the final synthesizer deliverable unit is given in Figure 5-12. A photograph of the deliverable synthesizer configuration is shown in Figure 5-13.
Table 5-1. FAST HOPPING FREQUENCY SYNTHESIZER FUNCTIONAL REQUIREMENTS vs CAPABILITIES

<table>
<thead>
<tr>
<th>ITEM</th>
<th>REQUIREMENT</th>
<th>MEASURED PERFORMANCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total DC Input Power</td>
<td>≤5.0 watts</td>
<td>17.5 watts</td>
</tr>
<tr>
<td>Power Output Per Channel</td>
<td>+10.0 ±1.0 dBm</td>
<td>+10.3 ±1.3 dBm</td>
</tr>
<tr>
<td>Switching Speed</td>
<td>Among 51 JTIDS Tones ≤1 μs</td>
<td>≤25 ns</td>
</tr>
<tr>
<td>Settling Time</td>
<td>&lt;100 ns to within 5.73°</td>
<td>≤75 ns</td>
</tr>
<tr>
<td>Spurious Response Suppression</td>
<td>≥ 68 dBc</td>
<td>LO feedthru &gt; 30 dBc</td>
</tr>
<tr>
<td>Phase Noise</td>
<td>-65 dBc/Hz out to 100 KHz; -80 dBc/Hz out to 1 KHz; ≥-120 dBc/Hz noise floor</td>
<td>≤-105 dBc/Hz to 200 KHz; -(85 dB - 25 dB/decade) from 200 KHz to 2 MHz</td>
</tr>
<tr>
<td>Output Frequency Range</td>
<td>Suitable for use in a terminal that transmits frequencies from 950-1202 MHz</td>
<td>1296.00 to 1536.00 MHz</td>
</tr>
<tr>
<td>Number of Frequencies</td>
<td>85</td>
<td>81</td>
</tr>
<tr>
<td>Output Frequency Spacing</td>
<td>3.00 MHz</td>
<td>3.00 MHz</td>
</tr>
<tr>
<td>Size</td>
<td>≤10 in³</td>
<td>48 in³ (8&quot; x 6&quot; x 1&quot;)</td>
</tr>
</tbody>
</table>
Figure 5-10.

NORMALIZED PHASE NOISE SIDEBAND
FREQ. SYNTHESIS
CALIBRATED BY TRW MET

BY: FLOYD
APPROVED BY:

SINGLE OSC. TECHNIQUE

10 100 1K

BYX

LOG 4(f) dBc/Hz

20 40 60 80 100 120 140 160 180

120
Figure 5-10.

WIDEBAND POWER SPECTRAL DENSITY (DBC/Hz)
SYNTHESIZER 1296-1536 Mhz.
S/N 01
RW METROLOGY MAY 1, 1981 15:05:32

TEST FREQUENCY = 1308.0 Mhz.

IER FREQUENCY (Hz)

10 K  100 K  1 M  10 M
Figure 5-11.

NORMALIZED PHASE NOISE SIDEBAND
FREQ. SYNTHESIS
S/N

CALIBRATED BY TRW METRO

$\log_2 \delta (f)$
(dBc/Hz)

-100

-120

-140

-160

-180

BY: FLOYD

APPROVED BY:

SINGLE OSC TECHNIQUE

10  100  1K

FOURIER FRE
DEBAND POWER SPECTRAL DENSITY (DBC/Hz)
SYNTHESIZER 1296-1536 Mhz.
S/N 01


TEST FREQUENCY = 1503.0
6.0 CONCLUSIONS AND RECOMMENDATIONS

The primary objective of this program was to establish the feasibility of designing a manportable frequency synthesizer compatible with fast frequency hopped communications such as JTIDS. Key items addressed included performance parameters such as: switching speed, frequency step size, achievable bandwidth and maximum suppression of spurious modes. The adopted design concept incorporated Surface Acoustic Wave (SAW) oscillator circuitry and demonstrated attainment of key performance parameters in a configuration which lends itself to Hybrid-LSI microelectronic packaging techniques.

TRW's approach to the task incorporated RF-LSI and SAW devices in a direct mix-and-divide architecture, while the adopted packaging concept attempted to address many of the problems associated with manufacturing a product consistent with minimization of cost, size, and weight factors. The results of this program have demonstrated the feasibility of producing a direct frequency synthesis module capable of multiple step size operation, the capabilities of which could be expanded to provide programmable step size-frequency range operation. Multi-layer PC board and RF-LSI packaging techniques were employed for further reductions in module size and weight. The majority of the program goals were attained. In some areas such as switching speed performance, the state-of-the-art was significantly advanced in producing fast-hopping frequency synthesizers.

Further improvement in performance could be achieved with additional development efforts to eliminate a number of design and packaging problems encountered with the ADM-1 circuitry but are now understood. For example, improved isolation and reduction of spurious modes could be attained through investigation of the SP3T switch-MLB interface, with possible consideration being given to an alternate multi-layer structure utilizing coplanar waveguide technology. A ceramic multi-layer medium could be incorporated for further Hybrid-LSI device utilization, as well as for its inherent high isolation characteristics.

Improvements in the hardware developed for this first-cut SAW based synthesizer effort can also be made; in fact, if additional efforts are undertaken, we are confident that development of a new era of spread spectrum communications and EW surveillance applications for the defense community would result.
ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY  
MANDATORY CONTRACT DISTRIBUTION LIST

101  Defense Technical Information Center
     ATTN: DTIC-TCA
     Cameron Station (Bldg 5)
012  Alexandria, VA 22314

203  GIDEP Engineering & Support Dept
     TE Section
     PO Box 398
     001  NORCO, CA 91760

205  Director
     Naval Research Laboratory
     ATTN: CODE 2627
     001  Washington, DC 20375

301  Rome Air Development Center
     ATTN: Documents Library (TILD)
     001  Griffiss AFB, NY 13441

437  Deputy for Science & Technology
     Office, Asst Sec Army (R&D)
     001  Washington, DC 20310

482  Director
     US Army Materiel Systems Analysis Actv
     ATTN: DRXSY-MP
     001  Aberdeen Proving Ground, MD 21005

563  Commander, DARCOM
     ATTN: DRCDE
     5001 Eisenhower Avenue
     001  Alexandria, VA 22333

564  Cdr, US Army Signals Warfare Lab
     ATTN: DELSW-OS
     Vint Hill Farms Station
     001  Warrenton, VA 22186

705  Advisory Group on Electron Devices
     201 Varick Street, 9th Floor
     002  New York, NY 10014

579  Cdr, PM Concept Analysis Centers
     ATTN: DRCPM-CAC
     Arlington Hall Station

001  Arlington, VA 22212

602  Cdr, Night Vision & Electro-Optics
     ERADCOM
     ATTN: DELNV-D
001  Fort Belvoir, VA 22060

603  Cdr, Atmospheric Sciences Lab
     ERADCOM
     ATTN: DELAS-SY-S
001  White Sands Missile Range, NM 88002

607  Cdr, Harry Diamond Laboratories
     ATTN: DELHO-CO, TD (In Turn)
     2800 Powder Mill Road
     001  Adelphi, MD 20783

609  Cdr, ERADCOM
     ATTN: DRDEL-CG, CD, CS (In Turn)
     2800 Powder Mill Road
     001  Adelphi, MD 20783

612  Cdr, ERADCOM
     ATTN: DRDEL-CJ
     2800 Powder Mill Road
     001  Adelphi, MD 20783

680  Commander
     US Army Electronics R&D Command
     000  Fort Monmouth, NJ 07703
     1  DELET-MQ
     1  DELEW-D
     1  DELET-DD
     1  DELSD-L (Tech Library)
     2  DELSD-L-S (STINFO)
     30  DELET-MA-A
     1  DELEI-MF

681  Commander
     US Army Communications R&D Command
     ATTN: USMC-LNO
     001  Fort Monmouth, NJ 07703
<table>
<thead>
<tr>
<th>Code</th>
<th>Address</th>
<th>Code</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>103</td>
<td>Code R123, Tech Library&lt;br&gt;DCA Defense Comm Engrg Ctr&lt;br&gt;1800 Wiehle Ave&lt;br&gt;Reston, VA 20209</td>
<td>475</td>
<td>Cdr, Harry Diamond Laboratories&lt;br&gt;ATTN: Library&lt;br&gt;2000 Powder Mill Road&lt;br&gt;001 Adelphi, MD 20783</td>
</tr>
<tr>
<td></td>
<td></td>
<td>477</td>
<td>Director&lt;br&gt;US Army Ballistic Research Labs&lt;br&gt;ATTN: DRXBR-LB&lt;br&gt;001 Aberdeen Proving Ground, MD 21005</td>
</tr>
<tr>
<td>104</td>
<td>Defense Communications Agency&lt;br&gt;Technical Library Center&lt;br&gt;Code 205 (P. A. Tolovi)&lt;br&gt;001 Washington, DC 20305</td>
<td></td>
<td></td>
</tr>
<tr>
<td>206</td>
<td>Commander&lt;br&gt;Naval Electronics Laboratory Center&lt;br&gt;ATTN: Library&lt;br&gt;001 San Diego, CA 92152</td>
<td></td>
<td></td>
</tr>
<tr>
<td>207</td>
<td>Cdr, Naval Surface Weapons Center&lt;br&gt;White Oak Laboratory&lt;br&gt;ATTN: Library Code WX-21&lt;br&gt;001 Silver Spring, MD 20910</td>
<td></td>
<td></td>
</tr>
<tr>
<td>314</td>
<td>Hq, Air Force Systems Command&lt;br&gt;ATTN: DLCA&lt;br&gt;Andrews Air Force Base&lt;br&gt;001 Washington, DC 20331</td>
<td></td>
<td></td>
</tr>
<tr>
<td>403</td>
<td>Cdr, MICOM&lt;br&gt;Redstone Scientific Info Center&lt;br&gt;ATTN: Chief, Document Section&lt;br&gt;Redstone Arsenal, AL 35809</td>
<td></td>
<td></td>
</tr>
<tr>
<td>406</td>
<td>Commandant&lt;br&gt;US Army Aviation Center&lt;br&gt;ATTN: ATZQ-D-MA&lt;br&gt;001 Fort Rucker, AL 36362</td>
<td></td>
<td></td>
</tr>
<tr>
<td>407</td>
<td>Director, Ballistic Missile Defense&lt;br&gt;Advanced Technology Center&lt;br&gt;ATTN: ATC-R, PO Box 1500&lt;br&gt;Huntsville, AL 35807</td>
<td></td>
<td></td>
</tr>
<tr>
<td>418</td>
<td>Commander&lt;br&gt;HQ, Fort Huachuca&lt;br&gt;ATTN: Technical Reference Div&lt;br&gt;Fort Huachuca, AZ 85613</td>
<td></td>
<td></td>
</tr>
<tr>
<td>422</td>
<td>Commander&lt;br&gt;US Army Yuma Proving Ground&lt;br&gt;ATTN: STEYP-MTD (Tech Library)&lt;br&gt;001 Yuma, AZ 85364</td>
<td></td>
<td></td>
</tr>
<tr>
<td>507</td>
<td>Cdr, AVRADCOM&lt;br&gt;ATTN: DRSAV-E&lt;br&gt;PO Box 209&lt;br&gt;001 St. Louis, MO 63166</td>
<td></td>
<td></td>
</tr>
<tr>
<td>511</td>
<td>Commander, Picatinny Arsenal&lt;br&gt;ATTN: SARPA-FR-5,-ND-A-4,-TS-S (In Turn)&lt;br&gt;001 Dover, NJ 07801</td>
<td></td>
<td></td>
</tr>
<tr>
<td>515</td>
<td>Project Manager, REMBASS&lt;br&gt;ATTN: DRCPM-RBS&lt;br&gt;001 Fort Monmouth, NJ 07703</td>
<td></td>
<td></td>
</tr>
<tr>
<td>517</td>
<td>Commander&lt;br&gt;US Army Satellite Communications Agcy&lt;br&gt;ATTN: DRCPM-SC-3&lt;br&gt;001 Fort Monmouth, NJ 07703</td>
<td></td>
<td></td>
</tr>
<tr>
<td>518</td>
<td>TRI-TAC Office&lt;br&gt;ATTN: TT-SE&lt;br&gt;001 Fort Monmouth, NJ 07703</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY**  
**SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (CONT)**  
**(ELECTIVE)**

<table>
<thead>
<tr>
<th>No.</th>
<th>Name</th>
<th>Address</th>
<th>City, State, Zip</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>519</td>
<td>Cdr, US Army Avionics Lab</td>
<td>AVRADCOM</td>
<td>Fort Monmouth, NJ 07703</td>
<td></td>
</tr>
<tr>
<td>520</td>
<td>Project Manager, FIREFINDER</td>
<td>ATTN: DRCPM-FF</td>
<td>Fort Monmouth, NJ 07703</td>
<td></td>
</tr>
<tr>
<td>521</td>
<td>Commander</td>
<td>Project Manager, SOTAS</td>
<td>Fort Monmouth, NJ 07703</td>
<td>ATTN: DRCPM-STA</td>
</tr>
<tr>
<td>531</td>
<td>Cdr, US Army Research Office</td>
<td>ATTN: DRXRO-PH (Dr. Lontz) DRXRO-IP (In Turn)</td>
<td>Research Triangle Park, NC 27709</td>
<td>PO Box 12211</td>
</tr>
<tr>
<td>556</td>
<td>HQ, TCATA</td>
<td>Technical Information Center</td>
<td>Viking Village, TX 75154</td>
<td>ATTN: Mrs. Ruth Reynolds</td>
</tr>
<tr>
<td>568</td>
<td>Commander</td>
<td>US Army Mobility Eqp Res &amp; Dev Cnl</td>
<td>Fort Belvoir, VA 22060</td>
<td>ATTN: DRDME-R</td>
</tr>
<tr>
<td>604</td>
<td>Chief</td>
<td>Ofc of Missile Electronic Warfare</td>
<td>White Sands Missile Range, NM 88002</td>
<td>Electronic Warfare Lab, ERADCOM</td>
</tr>
<tr>
<td>606</td>
<td>Chief</td>
<td>Intel Materiel Dev &amp; Support Ofc</td>
<td>Fort Meade, MD 20755</td>
<td>Electronic Warfare Lab, ERADCOM</td>
</tr>
<tr>
<td>608</td>
<td>Commander</td>
<td>ARRADCOM</td>
<td>Aberdeen Proving Ground, MD 21005</td>
<td>DRDAR-TSB-S</td>
</tr>
<tr>
<td>614</td>
<td>Cdr, ERADCOM</td>
<td>ATTN: DRDRL-LL, -SB, -AP (In Turn)</td>
<td>2800 Powder Mill Road</td>
<td>001</td>
</tr>
<tr>
<td>617</td>
<td>Cdr, ERADCOM</td>
<td>ATTN: DRDEL-AQ</td>
<td>2800 Powder Mill Road</td>
<td>001 Adelphi, MD 20783</td>
</tr>
<tr>
<td>619</td>
<td>Cdr, ERADCOM</td>
<td>ATTN: DRDEL-PA, -ILS, -ED (In Turn)</td>
<td>2800 Powder Mill Road</td>
<td>001 Adelphi, MD 20783</td>
</tr>
<tr>
<td>701</td>
<td>MTI — Lincoln Laboratory</td>
<td></td>
<td>Lexington, MA 02173</td>
<td>ATTN: Library (RM A-082) PO Box 73</td>
</tr>
<tr>
<td>703</td>
<td>NASA Scientific &amp; Tech Info Facility</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Baltimore/Washington Intl Airport | 001 PO Box 8757, MD 21240 |
| 704 | National Bureau of Standards | | Washington, DC 20231 | Bldg 225, RM A-331 ATTN: Mr. Leedy |
| 707 | TACTEC | | | Batelle Memorial Institute 505 King Avenue |
|     |     | | | 001 Columbus, OH 43201 |
ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY
SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (CONT)
(ELECTIVE)

Coordinated Science Laboratory
University of Illinois
Urbana, Illinois 61801
ATTN: Dr. Bill J. Hunsinger (1)

Dr. J.S. Bryant
OCRD
ATTN: DARD-ARP
Washington, DC 20310 (1)

Dr. R. LaRosa
Hazelline Corporation
Greenlawn, New York 11740 (1)

General Electric Co.
Electronics Lab
Electronics Park
Syracuse, NY 13201
ATTN: Mr. S. Wanuga (1)

Air Force Cambridge Labs
ATTN: CRDR (Dr. P. Carr & Dr. A.J.
Budreau)
Bedford, MA 01730 (2)

Mr. R. Weglein
Hughes Research Laboratories
3011 Malibu Canyon Road
Malibu, California 90265 (1)

Mr. H. Bush CORC
RADC
Griffiss Air Force Base
New York 13440 (1)

Mr. G. Judd
Hughes Aircraft Company
Ground Systems Group
Bldg 600/MS D235
1901 W. Malvern
Fullerton, CA 92634 (1)

Commander, AFAL
ATTN: Mr. W.J. Edwards, TEA
Wright-Patterson AFB, Ohio 45433 (1)

Anderson Laboratories, Inc.
1280 Blue Hills Ave
ATTN: Dr. A.A. Comparini
Bloomfield, Conn. 06002 (1)

Mr. Henry Friedman
RADC/OCTE
Griffiss AFB, NY 13440 (1)

US Army Electronics R&D Cmd
CS&A TA Laboratory
Special Sensors Div
DELS-S (Robbians)
Fort Monmouth, NJ 07703 (1)

General Dynamics, Electronics Division
P.O. Box 81127
San Diego, CA 92138
ATTN: Mr. R. Badewitz (1)

Texas Instruments, Inc.
P.O. Box 5936
13500 N. Central Expressway
Dallas, Texas 75222
ATTN: Dr. L.T. Clairborne (2)

Raytheon Company
Research Division
28 Seyon Street
Waltham, Massachusetts 02154
ATTN: Dr. M.B. Schulz (1)

Sperry Rand Research Center
100 North Road
Sudbury, Massachusetts 01776
ATTN: Dr. H. Van De Vaart (1)

Microwave Laboratory
W.W. Hansen Laboratories of Physics
Stanford University
Stanford, CA 94305
ATTN: Dr. H.J. Shaw (2)
Westinghouse Electric Corp.
Research & Development Center
Beulah Road
Pittsburgh, PA 15235
ATTN: Dr. B. McAvoy (1)

TRW
Defense and Space Sys Group
One Space Park
Redondo Beach, CA 90278
ATTN: Dr. R.S. Kagiwada (1)

Dr. Fred S. Hickernell
Integrated Circuit Facility
Motorola Government Electronics Division
8201 East McDowell Road
Scottsdale, AZ 85257 (1)

Dr. F. Cho
Integrated Circuit Facility
Motorola Government Electronics Division
8201 East McDowell Road
Scottsdale, AZ 85257 (1)

McGill University
ATTN: G.W. Farnell
Montreal 110, Canada (1)

Advanced Technology Center, Inc.
Subsidiary of LTV Aerospace Corp
P.O. Box 6144
Dallas, Texas 75222
ATTN: Mr. A.E. Sobey (1)

United Aircraft Research Labs
ATTN: Dr. Thomas W. Grudkowski
East Hartford, Conn. 06108 (1)

US Army Missile Command
DRSMI-REL
Redstone Arsenal, Al 35809
ATTN: G.J. Rast, Jr. (1)

Science Center
Rockwell International
Thousand Oaks, CA 91360 (1)

AMES Laboratory
215 Reactor Bldg
Iowa State University
Ames, Iowa 50011
ATTN: Dr. K Lakin (1)

SAWTEK, Inc.
P.O. Box 7756
2451 Shader Road
Orlando, Florida 32854
ATTN: Mr. S. Miller (1)

Dr. William J. Tanski
Sperry Research Center
100 North Road
Sudbury, MA 01776 (1)

Dr. William R. Shreve
HP Laboratories
1501 Page Mill Road
Palo Alto, CA 94304 (1)

D. Chrissotimos, Code 763
National Aeronautics & Space Administration
Goddard Space Flight Center
Greenbelt, MD 20771 (1)

Naval Research Laboratories
Code 5237
Washington, DC 20375
ATTN: Dr. D. Webb (1)

HQ ESD (DRI)
L.G. Hanscom AFB
Bedford, MA 01731 (1)
Army Materials and Mechanics Research
Center (AMMRC)
Watertown, MA 02172
ATTN: DMXMR-EO (1)

Commander, Picatinny Arsenal
ATTN: SARPA-FR-S
Bldg 350
Dover, NJ 07801 (2)

A. Kahan
RADC/ESE
Hanscom AFB
Bedford, MA 01731 (1)

Dr. Robert L. Rosenberg
Bell Laboratories
Crawfords Corner Road
Holmdel, NJ 07733 (1)

Dr. Richard C. Williamson
Lincoln Laboratory
P. O. Box 73
Lexington, MA 02173 (1)