R&D SERVICES TO DEVELOP AN IMPROVED ISOLATION TECHNOLOGY RADIATION TOLERANT

JUN 81 E N JEFFREY

UNCLASSIFIED

TI-03-80-47

END

READ FILED
10-81

DTIC
R&D SERVICES TO DEVELOP AN IMPROVED ISOLATION TECHNOLOGY FOR RADIATION HARDENED BIPOLAR INTEGRATED CIRCUITS (PEDIC)

Texas Instruments Incorporated

Edward N. Jeffrey

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

ROME AIR DEVELOPMENT CENTER
Air Force Systems Command
Griffiss Air Force Base, New York 13441
This report has been reviewed by the RADC Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-81-66 has been reviewed and approved for publication.

APPROVED: Walter M. Shedd
Walter N. Shedd
Project Engineer

APPROVED: Freeman D. Shepherd Jr.
Acting Director
Solid State Sciences Division

FOR THE COMMANDER: John P. Huss
JOHN P. HUSS
Acting Chief, Plans Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (ESR) Hanscom AFB MA 01731. This will assist us in maintaining a current mailing list.

Do not return this copy. Retain or destroy.
This report describes work performed in the development of a dielectrically isolated integrated circuit process for fabricating radiation hardened integrated circuits. The improved process, called PEDIC (Post Epitaxial Dielectrically Isolated Circuits), provides advantages over standard DI processes: radiation tolerant improvements, lower cost, faster turnaround time, better electrical performance, and greater packaging density. Electrical test data from a 2-input NAND gate circuit...
fabricated in the PEDIC structure is also given.
PREFACE

This report was prepared by the Military Products department of Texas Instruments Incorporated, Dallas, Texas, under Air Force Contract No. F19628-78-C-0205. The contract was monitored under the technical direction of Walter M. Shedd, RADC/ESR, Electronic Systems Division, Air Force Systems Command, USAF, Hanscom AFB, Massachusetts.

R&D Status Report Nos. 1 through 7 cover work performed under this contract from August 1978 to May 1980.

Key Texas Instruments personnel are Mr. Curtis Randolph, Program Manager; Mr. Edward Jeffrey, Radiation Hardened Circuit Design Manager; and Mr. C. C. Shen, Device Processing. Silicon Materials department (SMD) key personnel in the material improvement phase are Mr. Lee Jones, Advanced Products Engineering Program Manager; Dr. John Robinson, Manager Development Engineering; and Mr. Mike Miller, Product Engineer.
SUMMARY

In the production of the 2-inch diameter PEDIC material, there were no obstacles encountered that were beyond the control of current processing procedures. At the first polish step, the anticipated dish was present, but its magnitude did not preclude the required level of single crystal thickness control. Slice bow decreased that control, but the amount of bow encountered on 2-inch material falls within routine process capabilities.

Forty-six PEDIC wafers were used to fabricate the quad 2-input NAND gate (MPD11269), which verified that the process has production capability. Twenty fully tested devices were delivered in addition to 25 basic PEDIC wafers.

A comparison of the modified PEDIC process with the standard single and double poly processes is shown in Table 1. The advantage of epi thickness control and surface quality of the PEDIC process over the standard single poly process allows a much improved radiation tolerant process to be used to fabricate integrated circuits. A 2X improvement in gamma ray threshold is estimated, as well as a 10X improvement in neutron tolerance if a shallow base ion implanted transistor process were used.

In order to realize the maximum gain from applying the PEDIC process for improved single crystal thickness control in DI material, the process must be extended to 3-inch material. The greater degree of bow and nonuniform deposition across the larger slice will require additional development, but the increased control to peripheral surface of the larger diameter would justify the effort.

Table 1. Die Process Comparison

<table>
<thead>
<tr>
<th>Factor</th>
<th>Single Poly</th>
<th>Double Poly</th>
<th>Modified PEDIC</th>
</tr>
</thead>
<tbody>
<tr>
<td>(n+) Layer Thickness</td>
<td>0.15 mil</td>
<td>0.2 mil</td>
<td>0.15 mil</td>
</tr>
<tr>
<td>Surface to n+ Thickness</td>
<td>0.2 mil</td>
<td>0.05 mil</td>
<td>0.02 mil</td>
</tr>
<tr>
<td>Slice Bow</td>
<td>1.5 mils</td>
<td>(2-3) mils</td>
<td>2 mils</td>
</tr>
<tr>
<td>Usable Area</td>
<td>70 %</td>
<td>50 %</td>
<td>80 %</td>
</tr>
<tr>
<td>Up-Diffusion</td>
<td>Uncontrolled</td>
<td>Significant</td>
<td>Insignificant</td>
</tr>
<tr>
<td>Surface Quality (Min, Junction Depth)</td>
<td>1.4 μm</td>
<td>0.25 μm</td>
<td>0.25 μm</td>
</tr>
<tr>
<td>Material Lead Time</td>
<td>1X</td>
<td>1.5X</td>
<td>0.8X</td>
</tr>
<tr>
<td>Material Cost</td>
<td>1X</td>
<td>2.5X</td>
<td>1.5X</td>
</tr>
<tr>
<td>Final Bar Cost</td>
<td>1X</td>
<td>2.4X</td>
<td>0.6X</td>
</tr>
<tr>
<td>Useful Circuit Designs</td>
<td>80 %</td>
<td>100 %</td>
<td>100 %</td>
</tr>
</tbody>
</table>
TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>I. INTRODUCTION</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>II. TECHNICAL DISCUSSION</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>A. Present DI Processes</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>1. Single Poly Process</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>2. Double Poly Process</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>B. Statement of Problem</td>
<td></td>
<td>7</td>
</tr>
<tr>
<td>C. The Post-Epitaxial Dielectrically Isolated Circuit Process</td>
<td></td>
<td>7</td>
</tr>
<tr>
<td>D. Test Circuit Fabrication</td>
<td></td>
<td>12</td>
</tr>
</tbody>
</table>

LIST OF ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Standardized DI Process</td>
<td>4</td>
</tr>
<tr>
<td>2.</td>
<td>Double Polycrystalline Silicon DI Process</td>
<td>6</td>
</tr>
<tr>
<td>3.</td>
<td>Modified PEDIC Substrate Process</td>
<td>8</td>
</tr>
<tr>
<td>4.</td>
<td>Depth Indicator Location on Wafer</td>
<td>9</td>
</tr>
<tr>
<td>5.</td>
<td>Modified PEDIC DI Process</td>
<td>11</td>
</tr>
<tr>
<td>6.</td>
<td>PEDIC Test Circuit Schematic</td>
<td>13</td>
</tr>
<tr>
<td>7.</td>
<td>Process Flow (MPD11269)</td>
<td>14</td>
</tr>
<tr>
<td>8.</td>
<td>Etched Channel in Isolation Oxide</td>
<td>15</td>
</tr>
</tbody>
</table>
SECTION 1
INTRODUCTION

The objective of this program is to develop a dielectrically isolated integrated circuit process suitable for the fabrication of radiation hardened integrated circuits. The process provides a substrate consisting of layers of n⁺ silicon (collector) on n⁺ silicon (buried collector) on silicon dioxide (insulator) on polysilicon (mechanical support). These layers require thickness and resistivities appropriate for the fabrication of bipolar digital integrated circuits. In addition, the process yields a substrate (wafer) which is not dependent on the particular integrated circuit to be fabricated. Final isolation occurs at the start of specific circuit processing.

This program investigates and compares present bipolar dielectrically isolated processes. This comparison considers the uniformity of device pocket depth and resistivity across the wafer, the degree of wafer bowing, usable wafer area for device processing, and surface quality of the wafer.

As a result of this investigation, an improved process for the fabrication of dielectrically isolated substrates that offers improvements in control for collector depth and out-diffusion of the buried layer has been defined. The usable area of the wafer is an improvement over present processes. The level at which it is economically feasible to standardize the DI wafer is determined, and the possibility of extending the bipolar DI technology to large-scale integration is evaluated.

The improved dielectric isolation process is evaluated for improvement in the nuclear radiation hardness of circuits fabricated in the substrate. Tolerance to neutron radiation and upset caused by transient ionizing radiation is considered.

Test lots of dielectrically isolated substrates verify the process that can be used for the subsequent production of integrated circuits.

The quad 2-input NAND gate integrated circuit is used as a test vehicle, and is fabricated in the dielectrically isolated substrate to demonstrate that ICs can be built in these substrates.
SECTION II
TECHNICAL DISCUSSION

A. PRESENT DI PROCESSES

DI processes may be divided into two methods: (1) precision grind, lap, and polish, and (2) double poly. Each method has its own advantages and disadvantages as related to device performance and to problems of substrate fabrication. The materials have been primarily [100] and [111] orientation Si, with early work using [111] because of its common use at that time. Current work uses primarily [100]. The preference for [100] is due to a combination of the fourfold symmetry of the [100] system and the fast orientation-dependent (OD) etching in the [100] direction, which provides built-in process control.

1. Single Poly Process

The precision grind, lap, and polish process (sometimes referred to as single poly) with an n+ buried layer to reduce collector saturation resistance is shown in Figure 1. An oxide is grown on the substrate, whose resistivity is determined by the desired collector resistivity, and windows opened by conventional photolithography. These windows allow the isolation moats to be etched, usually with an orientation-dependent etch that attacks the silicon in the [100] direction as much as 100 times faster than in the [111] direction. Thus, the cross section of an etched groove will appear triangular, as shown in Figure 1, if the mask is aligned on the slice so that the grooves are parallel with the traces of the [100] system in silicon. Adjacent sides of a rectangular mask can be aligned with the traces of [111] planes on the [100] surface so that square or rectangular arrays of grooves can be etched. Due to the large difference in etch rate in the [100] versus [111] directions, when the etch reaches the [111] plane intersecting the [100] surface at the edge of the mask, the etch rate becomes less than 0.03 μm/min and for practical purposes, etching stops. Since the [111] planes intersect the [100] surface at a fixed angle (54.74 degrees), the width of the oxide opening determines the depth of the OD (isolation) etch moat. After the isolation moats are etched, an n+ diffusion or a heavily doped epitaxial film may be deposited across the entire surface. A thermal oxide is then grown across the top of the wafer. This oxide becomes the isolation between the single crystal and a polycrystalline silicon layer that is added next. The thickness of this layer is approximately equal to the thickness of the original slice, in general 15 to 20 mils. The polycrystalline silicon deposition can be made in a conventional epitaxial reactor using a silicon halide-hydrogen reduction process. For example, 10-mole percent (n+2) SiHCl3 in hydrogen at 1150°C gives a deposition rate of about 10 μm of polycrystalline silicon per minute. After the polycrystalline silicon is deposited, the poly surface is ground on a Blanchard or similar type surface grinder to re-establish parallelism between the top of the slice (polycrystalline silicon) and the bottom (original

---

*The effective mask under-cutting and the measured etch rate at this point are a strong function of how carefully the mask is aligned to (110) traces.*
Figure 1. Standardized DI Process
(Precision grind, lap and polish method, and surface n⁺ contact)
single crystal silicon substrate) of the slice. Should deposition conditions be such that a polycrystalline lip is present on the single crystal side, the lip must first be removed to allow the slice to seat well on the grinder chuck. The slice is then inverted and the original substrate is ground back far enough to reveal the isolation oxide in the deepest thickness indicators (which may be the scribe lines) and the single crystal islands of silicon, and then polished. After polish, the slice is ready for conventional device processing except that the isolation diffusion steps are eliminated. In the process described, an n⁺ surface collector contact is provided by the epi or diffused n⁺ film. If a buried layer of n⁺ material is desired that does not contact the top surface, the epi or diffusion may be performed prior to step (b) in the process. In that case, the isolation moats are etched through the buried layer, thus leaving it across the bottom of the final isolated tank. The precision grind and polish process is fairly simple compared to other processes but the final surface is mechanically polished and the uniformity of the n-layer thickness across the slice is determined by how nearly parallel the final surface is (after lap and polish) with the original one.

2. Double Poly Process

Figure 2 shows the somewhat more complicated double poly process. To understand this process, skip to step (d) in the figure and neglect for the moment the grind indicators mentioned in steps (b) and (c). An n-epi film, the thickness and resistivity determined by the collector parameters of the device or circuit to be fabricated, is deposited over the n⁺ substrate. An SiO₂ layer called the separation oxide is grown or reactor deposited across the epi surface. Next, a temporary polycrystalline silicon layer is grown over the oxide. The slice is inverted and ground and polished back to a thickness equal to that of the epi layer plus a suitable amount of n⁺. At this point a problem arises. Unless great care is taken in keeping track of reference surfaces and the amount of material removed, there is no way of knowing when to stop lapping. To assist in this, the thickness indicator grooves shown in steps (b) and (c) of Figure 2 are used. When the grinder or polisher cuts through to these grooves and they become visible, the operator can stop grinding or polishing. There will normally be a series of grooves of increasing depth to assist in more accurate control. Assuming no mask undercutting, the depth (d) of an indicator groove is given by

\[ d = (W/2) \tan \theta \]

where W is the width of the mask opening and \( \theta \) is the angle the appropriate [111] plane makes with the surface (54.7 degrees for a (100) surface). Typically, six to eight depths will be used in an array, and the array will be placed in five positions over the slice for double poly process or in each circuit bar for single poly processing.

Oxide is thermally grown or deposited across the surface. The oxide is opened for isolation moats as in the single poly process. However, in this case, the most depth will not be determined by the oxide opening, but by the distance to the separation oxide. An isolation oxide is then thermally grown or vapor deposited. A second polysilicon deposition is made over the isolation oxide. The slice is then inverted and the first polysilicon layer is ground, polished, and or chemically etched back to the original epi film surface which is protected by the separation oxide. As can be seen in

*The same problem also occurs in single poly and thickness indicators are used.*
Figure 2. Double Polycrystalline Silicon DI Process
B. STATEMENT OF PROBLEM

Dielectric isolation has been utilized for over a decade to provide electrical isolation between components during radiation exposure. The single poly Di structure is presently utilized for over 90 percent of all Di designs, and has moved quite far down the learning curve. However, there are several problems inherent with the single poly process itself. First, there is the question of pocket thickness control specifically, control of the n layer thickness to the np buried layer. Second, the surface quality on chemical-mechanical polished surfaces is poor even with an additional HCl chemical etch. Third, the turnaround time is excessively long for new Di mask changes.

The first problem was solved by double poly material to some extent since an epi layer of well controlled thickness is utilized. However, the overall surface to np distance may vary considerably because of np up-diffusion during the second high-temperature polysilicon deposition. Better control is required on both the n layer and the total np pocket thickness for switching characteristics as well as radiation response.

The second problem was partially solved by using a chemical etch prior to first oxidation followed by a stress relief process consisting of a first oxidation; a high-temperature anneal which activates deep dislocations; a stress relief OR which gives dislocation pin sites; and a second oxidation which mobilizes the surface defects so that they migrate to the corners of the stress relief pattern where they are pinned away from active junctions. The surface quality is adequate for many applications, but MSI devices with junctions of less than 1.4 \( \mu \)m in depth run low yields. However, double poly solved this problem with a polish-free surface, which allows 0.25-\( \mu \)m junction devices to be readily fabricated.

The third problem is inherent to the early dedication of a Di isolation mask to a given substrate. The double poly material is even worse.

The effort described by this program to solve the preceding problems demonstrates the post-epitaxial dielectrically isolated circuit (Pedic), first described by Motorola, which has been modified to meet broader wafer processing constraints which will be required for wider usage by various semiconductor vendors.

C. THE POST-EPITAXIAL DIELECTRICALLY ISOLATED CIRCUIT PROCESS

The Pedic structure begins with a Czechofski grown (100) +0.5 degree antimony substrate with an n-type resistivity of 0.008 to 0.020 ohm-cm. Thickness is controlled to 21 ± 1 mil. The most critical substrate parameters are bow and taper, these are controlled within 0.3 mil.

Initial oxidation, as shown in Figure 3(c) is accomplished in a Thermco Brute American XL furnace. The oxidation ambient is steam at 1100°C to a thickness of 10,000 ± 500\( \AA \). Oxide thickness monitoring is accomplished using a Nanometrics Microarea Film Thickness Gauge. Fine control of the initial oxidation thickness will minimize errors in depth indicator width variations due to oxide
Figure 3. Modified PEDIC Substrate Process.
thickness variations, with a resultant finer control of the final OD etched depths. Oxide patterning is done using conventional photolithographic and oxide etching techniques in a Class 100 VHF cleanroom environment. Depth indicators are defined as in Figure 3(b), using a potassium hydroxide selective OD etch with resulting V-channels bounded by (111) planes. Channel reference depths of 0.6 ±0.1 mil is targeted in five locations on each substrate (Figure 4).

![Figure 4. Depth Indicator Location on Wafer](image)

Subsequent to the depth indicator definition, a uniform isolation oxide is grown over the complete substrate, using the previously discussed oxidation conditions. This isolation oxidation is followed by a 1200°C perchoroethylene gettering process to remove oxidation-induced stacking faults and dislocation loops. This procedure minimizes device leakage currents associated with oxidation induced material defects.

The initial polysilicon deposition is made, as shown in Figure 3(c), to a controlled thickness of 20 ±2 mils. Substrate warpage is reduced by thermally cycling the polysilicon reactor with optimized time rates of temperature change.

The polysilicon final thickness definition is done using standard planar grinding techniques. The n+ layer thickness is defined using an identical planar grinding procedure coupled with precision lapping and polishing. The single array Strasbaugh polishing technique, developed under the AFML contract (to improve standard DI) is applied to achieve ±0.1-mil control of the n+ layer thickness, as shown in Figure 3(c).

Any residual damage from the chemical-mechanical polishing is removed during the epitaxial deposition process by a predeposition HCl vapor etch. The epitaxy process is done using a dichlorosilane process in an Applied Materials Model 7000 epitaxy reactor. Reactor temperature is 1090° ±5°C, and the reactor design assumes a slip-free epitaxial layer. The epitaxial film is 6.3 ±0.4 μm thick and 0.3 ±0.03 ohm-cm resistivity. The oxidation for storage and/or final device patterning is 1.0 ±0.05 μm thick, and processed identically to the previous oxidation steps, as is shown in Figure 3(f).
The result of material processing to this point is a finely controlled silicon on n⁺ substrate, which controls not only the thickness of the epitaxial layer, but the total n⁺ tub depth. The tightly controlled n layer allows for better control of device electrical parameters and a well-established value for $R_{GS}$. The tight control on the n⁺ layer thickness improves the total control of collector resistance and on photocurrent generation volumes. The combination results in a significant improvement in both design capability and radiation hardness repeatability. In addition, the epitaxy surface has not been mechanically damaged by polishing, and should, therefore, be comparable to double poly surfaces, which allow the fabrication of ultrashallow ion implanted transistor structures ($\leq 0.4 \mu m$ deep bases) which have demonstrated orders of magnitude increases in radiation tolerance.

Up to this point in materials processing, the substrate is independent of the DI or bar layout design since no device patterns have been incorporated into the structure. This allows for a ready supply of epitaxial substrates for DI applications which cuts off 60 percent of the required materials fabrication time before commitment to a specific device design geometry is required. This allows for quicker turnaround on new designs as well as a lower substrate cost once a number of critical epitaxial resistivity/thickness ranges have been established for volume production. The processing at this point is also sufficient for larger substrate fabrication (3-inch DI, 100 mm, etc.) at better yield capability than presently available.

Final device and circuit definition is initiated by patterning the isolation level and selectively etching the n⁺ material, Figure 5(a), using a potassium hydroxide OD etchant as previously described. If a wraparound n⁺ collector should be required, a short deposition cycle could be added at this point. The MX design utilized in this activity does not require such an exotic process. When the single crystal islands have been etched, the DI process may be finalized by applying either a composite SiO₂/Si₃N₄ passivation scheme or an SiO₂ passivation layer. Each has its device fabrication process flow requirements. The SiO₂ layer was selected for this activity, because the latter processing sequences had demonstrated that thermal stress induced cracking of Si₃N₄ layers caused by the "parrot's beak" effect. Other wafer fabrication process flows, such as the all-implanted transistor process flows, could utilize the SiO₂/Si₃N₄ structure to great advantage. Figure 5(b) shows the modified PFDIC structure with a dielectric layer providing the sidewall isolation. The SiO₂ layer is 1.0 ±0.05 μm whereas the SiO₂/Si₃N₄ composite would require 0.12 ±0.02 μm thickness achieved through the reaction of ammonia with dichlorosilane. The nitride layer properties are 1.92 to 2.05 index of refraction with an etch rate of 7 to 13 A/min in 32°C buffered HF.

The final steps before device fabrication are polysilicon fill and shape back. The polysilicon fill process, as shown in Figure 5(c), is a low-temperature process which minimizes shee warpage and n⁺, up-diffusion. Deposition rates of 0.54 μm/min are achievable at 900°C. The total reaction time is approximately 50 min. The precision grinding and polishing advances attained under the AFM1 contract are utilized for the final polysilicon shape back. Figure 5(d) shows the final PFDIC structure before device fabrication.
Figure 5. Modified PDIC DI Process
D. TEST CIRCUIT FABRICATION

The MPD1269, a quad 2-input NAND gate integrated circuit (Figure 6) developed for the MX AGS program, was used as a test vehicle to demonstrate fabrication feasibility on the modified PEDIC substrate. The process is low power Schottky and identical to the standard flow used on the single poly version. The process flow is shown in Figure 7. No changes were made to the photomask tooling except for the isolation due to the front side isolation requirement of the PEDIC process.

Eleven PEDIC wafers were processed out of the front end and into multiprobe. Both ac and dc testing were performed at 25°C and 125°C. The overall yield was 5.2%. A major yield loss occurred due to etched channels along the isolation oxide. This occurred because single poly isolation design tolerance (isolation to stress relief O.R. separation) was not compatible with the front side PEDIC isolation. A normally allowable misalignment caused the stress relief O.R. definition to be exposed along the isolation oxide. At oxide removal, the isolation oxide was etched below the surface, causing a channel effect (see Figure 8). This is easily rectified by allowing more separation between isolation and O.R. definitions.

A test summary of the PEDIC structured 2-input NAND gate circuit with comparison data to standard DI is shown in Table 2. Evaluation of the processed PEDIC lot indicated transistor gain (H11) was on the low side. The minimum transistor gain process goal is 60. Transistor gains for the PEDIC lot were around 40.
Figure 6. PEDIC Test Circuit Schematic
INCOMING MATERIAL: (100) n-DOPED 0.25-0.35 ohm-cm
n\textsuperscript{+} As-DOPED < 15 ohm/sq

QA VISUAL INSPECTION

OXIDATION: 1100{\degree}C 6.8KÅ, ANNEAL 1250{\degree}C

STRESS RELIEF O.R.

2ND OXIDATION: 11000{\degree}C 6.8KÅ

n\textsuperscript{+} O.R.

n\textsuperscript{+}: (POCl\textsubscript{3}) 2.5 ohm/sq, 6.82 \(\mu\)m, DEP 1000{\degree}C, DRIVE 1250{\degree}C

BASE O.R.

BASE: (BN) 150 ohm/sq, 1.7 \(\mu\)m, DEP 960{\degree}C, DRIVE 1150{\degree}C

EMITTER O.R.

EMITTER: (POCl\textsubscript{3}) 8 ohm/sq, 1.35 \(\mu\)m, DEP AND DRIVE 1000{\degree}C (NO STEAM)

RESISTOR O.R.

RESISTOR IMPLANT: (B\textsubscript{11}) 1000 ohm/sq, TCR = 2000 ppm

RESISTOR DRIVE: 1050{\degree}C

CONTACT O.R.

QA VISUAL INSPECTION

O.R. PROBE: \(H_{FE} = 60 - 120, B_{VCEX} > 12\) V

PtSi

TiW

Al

QA THICKNESS VERIFICATION

LEADS ETCH

SAMPLE PROBE

LOW TEMPERATURE Si\textsubscript{3}N\textsubscript{4}

QA THICKNESS VERIFICATION

Si\textsubscript{3}N\textsubscript{4} ETCH

QA VISUAL INSPECTION

BACKGRIND

BACKSIDE Au

MULTIPROBE

TO ASSEMBLY

Figure 7. Process Flow (MPD11269)
Table 2. Test Summary of 2-Input NAND Gate (MPD11269)
PEDIC Structured Vs Standard DI

<table>
<thead>
<tr>
<th>Parameters</th>
<th>25°C</th>
<th>Std. Dev.</th>
<th>125°C</th>
<th>Std. Dev.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PEDIC</td>
<td>2.97</td>
<td>0.007</td>
<td>2.98</td>
<td>0.03</td>
<td>V</td>
</tr>
<tr>
<td>S.D.I</td>
<td>3.03</td>
<td>0.04</td>
<td>2.94</td>
<td>0.10</td>
<td>V</td>
</tr>
<tr>
<td>VOL</td>
<td>0.235</td>
<td>0.005</td>
<td>0.209</td>
<td>0.004</td>
<td>V</td>
</tr>
<tr>
<td>PEDIC</td>
<td>0.230</td>
<td>0.006</td>
<td>0.207</td>
<td>0.008</td>
<td>V</td>
</tr>
<tr>
<td>VOLS</td>
<td>0.149</td>
<td>0.002</td>
<td>0.109</td>
<td>0.007</td>
<td>V</td>
</tr>
<tr>
<td>PEDIC</td>
<td>0.157</td>
<td>0.004</td>
<td>0.117</td>
<td>0.006</td>
<td>V</td>
</tr>
<tr>
<td>VIC</td>
<td>1.07</td>
<td>0.019</td>
<td>1.01</td>
<td>0.07</td>
<td>V</td>
</tr>
<tr>
<td>PEDIC</td>
<td>0.981</td>
<td>0.019</td>
<td>0.99</td>
<td>0.018</td>
<td>V</td>
</tr>
<tr>
<td>TH</td>
<td>0</td>
<td>0.01</td>
<td>0</td>
<td>0.1</td>
<td>µA</td>
</tr>
<tr>
<td>PEDIC</td>
<td>0</td>
<td>0.16</td>
<td>0</td>
<td>0.3</td>
<td>µA</td>
</tr>
<tr>
<td>TD</td>
<td>0.07</td>
<td>0.010</td>
<td>0.71</td>
<td>0.010</td>
<td>mA</td>
</tr>
<tr>
<td>PEDIC</td>
<td>0.271</td>
<td>0.013</td>
<td>0.719</td>
<td>0.011</td>
<td>mA</td>
</tr>
<tr>
<td>IOS</td>
<td>32.3</td>
<td>0.9</td>
<td>30.8</td>
<td>0.75</td>
<td>mA</td>
</tr>
<tr>
<td>PEDIC</td>
<td>36.8</td>
<td>3.7</td>
<td>34.6</td>
<td>4.05</td>
<td>mA</td>
</tr>
<tr>
<td>ICCN</td>
<td>1.48</td>
<td>0.05</td>
<td>1.41</td>
<td>0.19</td>
<td>mA</td>
</tr>
<tr>
<td>PEDIC</td>
<td>1.16</td>
<td>0.119</td>
<td>0.936</td>
<td>0.111</td>
<td>mA</td>
</tr>
<tr>
<td>ICCL</td>
<td>6.43</td>
<td>0.18</td>
<td>5.87</td>
<td>0.17</td>
<td>mA</td>
</tr>
<tr>
<td>PEDIC</td>
<td>5.20</td>
<td>0.346</td>
<td>4.36</td>
<td>0.271</td>
<td>mA</td>
</tr>
<tr>
<td>TFDOH</td>
<td>13.5</td>
<td>0.21</td>
<td>13.5</td>
<td>0.44</td>
<td>ns</td>
</tr>
<tr>
<td>PEDIC</td>
<td>11.3</td>
<td>0.69</td>
<td>12.8</td>
<td>0.73</td>
<td>ns</td>
</tr>
<tr>
<td>TPDOH</td>
<td>7.55</td>
<td>0.12</td>
<td>8.9</td>
<td>0.13</td>
<td>ns</td>
</tr>
<tr>
<td>S.D.I</td>
<td>5.35</td>
<td>0.78</td>
<td>7.6</td>
<td>0.53</td>
<td>ns</td>
</tr>
</tbody>
</table>

Figure 8. Etched Channel in Isolation Oxide
MISSION
of
Rome Air Development Center

RADEC plans and executes research, development, test and selected acquisition programs in support of Command, Control Communications and Intelligence (C3I) activities. Technical and engineering support within areas of technical competence is provided to ESP Program Offices (POs) and other ESD elements. The principal technical mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, ionospheric propagation, solid-state sciences, microwave physics and electronic reliability, maintainability and compatibility.