

12 LEVEL III

AD-E 300 687

DNA 4878T

AD A 082191

MOS MEASUREMENT METHODS

Design Principles for a Radiation-Hardened CMOS/SOS Memory

Rockwell International Corporation
P.O. Box 3105
Anaheim, California 92803

1 February 1979

Topical Report for Period 16 May 1977-1 February 1979

CONTRACT No. DNA 001-77-C-0204

APPROVED FOR PUBLIC RELEASE;
DISTRIBUTION UNLIMITED.

THIS WORK SPONSORED BY THE DEFENSE NUCLEAR AGENCY
UNDER RDT&E RMSS CODE 8323078464 Z99QAXTD03372 H2590D.

DTIC
ELECTE
MAR 25 1980
S D
B

Prepared for
Director
DEFENSE NUCLEAR AGENCY
Washington, D. C. 20305

DDC FILE COPY

80 2 14 048


Destroy this report when it is no longer
needed. Do not return to sender.

PLEASE NOTIFY THE DEFENSE NUCLEAR AGENCY,
ATTN: STTI, WASHINGTON, D.C. 20305, IF
YOUR ADDRESS IS INCORRECT, IF YOU WISH TO
BE DELETED FROM THE DISTRIBUTION LIST, OR
IF THE ADDRESSEE IS NO LONGER EMPLOYED BY
YOUR ORGANIZATION.



UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)



UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

TABLE OF CONTENTS

	<u>Page</u>
I. Introduction.....	3
II. Radiation Considerations.....	3
III. General Design Considerations.....	6
IV. Memory Cell Design.....	7
V. Decode Circuitry Design.....	12
VI. Sense Circuitry Design.....	13
VII. Summary.....	15
References.....	18
Appendix I - CMOS/SOS Memory Design Rules.....	21
Appendix II - Radiation Hardened CMOS/SOS Memory Process...	23
Appendix III - Silicon-Gate CMOS/SOS Radiation Results.....	25

ILLUSTRATIONS

Figure

1	Effect of Radiation on Threshold Voltages for Different Bias Conditions.....	5
2	N-Channel Drain Leakage as a Function of Radiation Dose and Voltage Bias.....	5
3	Threshold Voltage Ranges for Radiation Hardened Design.....	6
4	State Retention Type Memory Cells.....	9
5	Memory Cell.....	10
6	Decode Circuitry Design.....	12
7	1 of 16 Address Decoder.....	12
8	Bit Line Decoding Scheme.....	14
9	Sense Amplifier.....	16
10	Topological Layout.....	17

I. INTRODUCTION

This report describes the key considerations that were involved in the conceptual design of a 1024-bit silicon gate CMOS/SOS state retention random access memory. Three appendices are attached to the report. Appendix I describes the design rules used to define the topological layout of key memory areas. In Appendix II, a radiation-hardened CMOS/SOS process is outlined. Appendix III contains data describing the total-dose radiation response of CMOS/SOS devices fabricated with the process outlined in Appendix II.

II. RADIATION CONSIDERATIONS

Semiconductor memories which combine nuclear radiation hardness with the high density, speed and low power-dissipation of state-of-the-art large-scale-integrated (LSI) circuits are not presently available for many systems which now have such requirements. Radiation-induced changes in device parameters limit the operational range of "state-of-the-art" LSI random access memories (RAMs) to about 5×10^3 rads(Si) total dose and 3×10^9 rads(Si)/sec transient dose rate.¹ Over the past several years, there have been a number of publications on the subject of integrated-circuit radiation hardening. Most of these publications address process approaches. Process modifications, with minimum design and layout changes, have allowed some increases in the hardness of available LSI designs. Also, some small capacity RAMs have been specifically designed and fabricated to withstand higher radiation levels. In the first case, the increase in radiation hardness is generally not satisfactory for most applications. In the second case, the small storage capacity (e.g., 64 bits) per chip limits applicability.

To achieve the radiation hardness goals shown in Table 1 along with an access time below 300 nsec, both hardened processes and hardened circuit-design methods are necessary.

The main objective of this program was to identify methods for achieving a high degree of radiation hardness with minimum sacrifice of the density and performance of LSI random access memories (RAMs).

Dist.	AVAIL.	and/or	SPECIAL
A			

Codes
Dist. AVAIL. and/or SPECIAL

Radiation-hardened designs must consider three different types of effects--(1) permanent ionizing-radiation degradation of MOS device parameters, (2) transient upset of operation and (3) damage due to neutron fluence.

The permanent degradation²⁻⁷ in MOS device characteristics is caused by accumulated ionizing radiation dose effects--resulting in shifts of threshold voltages, increases in leakage currents, decreases in gain, and changes in various other parameters. The degradation of these device parameters varies with the individual MOS device and depends upon the voltage bias existing during the time of the radiation exposure. Some annealing of the degradation may occur with time and temperature.

The transient upset of operation is induced by short-pulse high-dose-rate radiation events, which result in radiation-generated photocurrents and temporary shifts of MOS device parameters. After a recovery time, the currents and parameters return approximately to their original values; however, the disturbances can cause a loss of information or "scrambling" of a memory.

The effects of neutron fluence on MOS devices (up to at least 10^{15} neutron/cm²) are generally not significant.

The use of radiation hardened, silicon gate CMOS/SOS processes has greatly reduced the problems associated with threshold voltage variations and device leakages.³⁻⁷ Nevertheless, circuit designs for 10^6 rads(Si) ionizing radiation dose must consider up to 4 V bias-dependent, nonuniform changes in threshold voltages (Figure 1).

Since, on a given chip, the threshold voltage of the individual MOS devices can be significantly different, the technique of threshold voltage control by substrate biasing circuits^{8,9} is not adequate. Some designs must also allow up to 200 nA/ μ m drain-source leakage current (Figure 2), which also depends on device type and voltage bias. Degradations in carrier mobility and other parameters must also be tolerated in circuit operation.

Operation during high-level transient radiation is often not necessary, because an external radiation detector may switch off the logic circuits and "disconnect" the memory for the time of the exposure and recovery.




Figure 1. Effect of Radiation on Threshold Voltages for Different Bias Conditions




Figure 2. N-Channel Drain Leakage as a Function of Radiation Dose and Voltage Bias

However, beyond some specific dose rate (e.g., $10^9 - 10^{10}$ rads(Si)/sec), the memory cells can lose stored information due to high photocurrents (as much as 10 mA/mil) and transient threshold-voltage shifts beyond the value of supply voltages.¹⁰⁻¹¹

III. GENERAL DESIGN CONSIDERATIONS

In addition to the radiation effects, the design must accommodate worst-case process tolerances, power supply and temperature variations. Thus, circuits designed for radiation hardness, as well as for normal variations, must tolerate a considerably larger range of parameter spreads and nonuniformities than those designed for commercial or military specifications only. E.g., Figure 3 shows a comparison of threshold




Figure 3. Threshold Voltage Ranges for Radiation Hardened Design (Solid Line) and Standard Design (Dotted Line)

voltage ranges for radiation-hardened and nonhardened designs. Consequently, the circuit design of a radiation-hardened CMOS/SOS RAM, which includes digital and analog stages on the same monolithic chip, should provide the following features:

- . Compensation to decrease the effects of parameter degradation on the operation of the circuits.
- . Balanced or differential circuitry in the highly sensitive analog functions which will provide a high degree of parameter tracking.

- . Minimum sensitivity to timing of any floating nodes, to assure proper control of sensitive nodes during transient radiation pulses.
- . Avoidance of circuitry configurations (e.g., NOR gates) which can become severely degraded after radiation exposure.

Inclusion of the above features in a radiation-hardened design will reduce the range of variations shown in Figure 3. Also, a parameter spread or range chart for each critical circuit area can be constructed. The following discussions highlight some of the important design considerations for each critical circuit area.

IV. MEMORY CELL DESIGN

The basic objective in the design of memory cells and a cell matrix is to achieve high density while tolerating a high ionizing radiation fluence [$\sim 10^6$ rads(Si)] and a high transient ionizing radiation pulse [$\sim 10^{12}$ rads(Si)/sec]. The high-density objective addresses not only small cell and matrix sizes, but also a minimum number of small-size peripheral circuits (e.g., sense amplifiers, drivers, etc.). A significant factor, then, is the ratio of the worst-case n-channel drive current to the post-radiation drain-source leakage. Practically, this ratio defines the maximum number of cells which can be tied to a given data bus line. (A small number of cells on a bus line implies more peripheral circuitry and lower density.) After irradiation, the drain-source leakage on an n-channel device may be an order of magnitude larger than that of a p-channel device;³⁻⁷ therefore, p-channel devices normally would be selected as transfer elements for radiation hardened cells. Since the p-channel devices in this configuration can experience a worst-case bias condition, the threshold shifts may be large at the maximum radiation fluence. Excessively large threshold shifts will render the memory inoperative--especially if a 5-volt power supply is used. In addition, for operation at 10 volts, a special circuit configuration, with bias interruption on the selected column, would be required to overcome the write-in and speed difficulties created by the low drive current of the p-channel devices after irradiation.

To avoid these problems, n-channel devices with special design and process features can be used for transfer elements. These design and process features involve the special treatment of the edges of these n-channel devices, to minimize the radiation-induced leakage currents. The trade-off penalty is the inherent addition of some capacitances to the word lines. This capacitance causes the addressing to be slower.

Tolerance of the memory cells to high transient pulses of ionizing radiation can be realized by adding an RC stiffening network to a basic six-transistor complementary cell. Schematics of several different configurations of these types of memory cells are shown in Figure 4. These cells retain the information as a charge difference on the capacitor, C, during the generation and recovery of extremely high photocurrents.¹¹ After the disappearance of the radiation pulse and the resulting photocurrents, the storage flip-flop is forced back to its original state. The design shown in Figure 4(a) provides a balanced structure with a high degree of state retention. Particular attention must be given to the choice of physical structures for the resistors and capacitors in the cell. The capacitor structure must not suffer excessive discharge during the radiation pulse. An oxide-nitride sandwich structure can be used to minimize radiation-induced discharge and maximize capacitance per unit area. The doping levels of the resistors must be high enough ($\sim 2 \text{ k}\Omega/\square$) so that the effects of ionizing radiation on the carrier concentration (conductivity modulation) is minimized. Finally, the RC time constant will determine the width of the radiation pulse that can be survived. Generally, the RC should be chosen to be about equal to the half-maximum width of the most intense radiation pulse. The values of resistance should be large enough to control the charging current to the capacitor when writing the cell.

A candidate layout for a state retention (RC) memory cell is shown in Figure 5. The area of this cell, using the design rules listed in Appendix I, is about 5 mils^2 . The parameters of this cell (Table 2) can be used to calculate the various resistive and capacitive loads that must be considered in the design of the word drivers, the bit line and sense circuitry. Each cell contains an RC network like that shown in Figure 6.

Table 1. State Retention Memory Goals

Organization	1024 x 1
Total Dose	- 10^6 rads(Si)
Memory Retention	- 10^{12} rads(Si)/sec (30 nsec FWM)
Neutron Fluence	- 10^{15} n/cm ²
Read Access	- 100 nsec
Cycle Time	- 160 nsec
	} Post 3×10^5 rads(Si)




Figure 4. State Retention Type Memory Cells




Figure 5. Memory Cell

Table 2. Process Parameters

	INITIAL	TEMP	TOTAL DOSE	
V_{TP}	$1 \pm .2$	$\pm .3$	$+ 0$ $- 1$	VOLTS
V_{TN}	$1.5 \pm .2$	$\pm .3$	$+ .5$ $- 1.0$	VOLTS
μ_P	170	120	100	$\text{cm}^2/\text{V-sec}$
μ_N	360	250	200	$\text{cm}^2/\text{V-sec}$
I_{DSP}	< 10	< 10	< 1	nA/ μm
I_{DSN}	< 1	< 10	< 10	nA/ μm
BV_{GO}		> 30 Volts		
BV_{DSS}		> 13 Volts		
N_A	4×10^{15}			
N_D	1×10^{16}			
CH_L	3 μ			
T_{OX}	600 \AA			
C_{OX}	5.7×10^{-8} F/ cm^2			
$C_{OVL P}$	2×10^{-16} F/ μm			
C_{COV}	0.6×10^{-16} F/ μm^2			
C_{CAP}	1.3×10^{-7} F/ cm^2		(300/100)	
T_{Si}	0.5 μm			
C_J	0.2×10^{-16} F/ μm^2			
<u>SHEET RESISTANCE</u>				
P ⁺	< 200 Ω/\square			
N ⁺	< 100			
POLY	< 100			
RESISTOR (P ⁺)	2 k Ω/\square			




Figure 6. Memory Cell Parasitic Resistors and Capacitors

V. DECODE CIRCUITRY DESIGN

The decode circuitry is simply a one-of-N selector. Selection can be implemented in several different ways. Because it is desired to achieve high radiation levels, a full CMOS type NAND structure was chosen to implement the one-of-N selector in this design. Since the size of a CMOS NAND gate increases dramatically as the fan-in increases, it was decided to limit the fan-in to four as shown in Figure 7. The full CMOS NAND circuit maximizes the hardness to transient radiation pulses while minimizing the effects of any radiation-induced leakages.




Figure 7. 1 of 16 Address Decoder

The restricted fan-in limits the decoders to one-of-sixteen and suggests an internal chip organization as shown in Figure 8. This organization also minimizes the number of transfer devices on any data line and hence, also minimizes the accumulative effect of radiation-induced leakages in these transfer devices.

VI. SENSE CIRCUITRY DESIGN

The sense circuitry in memory systems has, historically, been most sensitive to radiation effects. Radiation-induced leakage currents decrease the logical one and increase the logical zero level in the cell. For a single supply-voltage source, the signal amplitudes on the gates of the transmission devices are modified by approximately the same amount as the cells logic levels, due to leakage currents and charge coupling. Consequently, on the inputs of the sense amplifier, either the zero level is increased by the amount of the p-channel threshold voltage (if the cell is designed with p-channel transmission gates) or the one level is decreased by the amount of the n-channel threshold voltage (when n-channel transmission devices are used). Imbalances (as a superimposed result of sense amplifier offsets, nonsymmetrical leakages on the data and sense lines, and other electrical and spatial effects) can be opposite to those of the stored logic levels, with respect to the effective input voltage of the sense amplifier. Charge transfer from the data and sense lines (associated with transient currents from the pre-charge voltage source and with capacitive coupling from the selector and pre-charge rails) results in transient (10 nsec - 80 nsec) logic margin reduction, and must also be considered for high-speed operation. Finally, pre-charge voltage variations up to $\pm 10\%$ (due to process, temperature, supply and radiation effects) narrow the available zero and one margins.

Because of the indicated sensitivity to various effects, a considerable amount of development and analysis effort was devoted to the sense, read and write circuitry, to provide low offset voltage and current, high input sensitivity and large output voltage swing.




Figure 8. Bit Line Decoding Scheme

Several sense circuits that have very high-speed regenerative gain stages were considered in detail.¹² These circuits require several different clocks to operate, and some of the internally generated clocks would have critical timing requirements. Detailed analyses showed that it would be very difficult to maintain critical timing pulses through the required radiation levels and temperature and power supply voltage ranges. Additional studies were performed to consider compensation for the changes induced by temperature, radiation, and power supply voltage variations. All of the results indicated that the high-speed operation can be maintained for devices with reduced requirements for temperature (0 → 70°C), radiation [<100 krads(Si)], and power supply voltage variations. For these types of sense circuits, then, some undesirable tradeoffs are required.

A second approach was investigated and subsequently chosen for the sense circuitry. This approach generally involves the use of a high-gain high-speed differential amplifier with a high common-mode operating range as the sense amplifier. In this scheme, the amplifier need only be clocked "on" with chip select (for power savings) and will respond to the voltages on the data lines as they appear. As the data stored in the memory cell overcome the precharge levels on the data lines, the amplifier responds and yields valid data. The schematic of the sense amplifier is shown in Figure 9. This amplifier is a variation of the high-speed high-gain amplifier developed for a previous program concerned with radiation-hardened CMOS/SOS comparators.¹³ The circuit is extremely tolerant of temperature, voltage and radiation-induced variations. An analysis of the speed of this circuit, under worst-case conditions, shows a delay of only 50×10^{-9} seconds. This delay time is entirely satisfactory and, at worst, is a factor of three slower than the best clocked sense amplifier designs.

VII. SUMMARY

The conceptual design of a 1024-bit silicon-gate CMOS/SOS state retention random access memory has been performed. An overall topological layout for the 1024-bit memory is shown in Figure 10. Using the design rules described in Appendix I, the chip size is approximately




Figure 9. Sense Amplifier




Figure 10. Topological layout

125 mils². The speed and radiation goals shown on Table 1 are compatible with the design described above. Key considerations involved in the design and layout of the memory cell, decode circuitry, and sense amplifier have resulted in approaches which maximize radiation hardness while maintaining reasonable speed and density.

REFERENCES

1. T. R. O'Connell, J. M. Hartman, E. B. Errett and G. S. Leach, "Two Static 4K Clocked and Nonclocked RAM Designs," IEEE Journal of Solid-State Circuits, Vol. SC-12, pp. 500-501, Oct. 1977.
2. W. R. Dawes, Jr., G. F. Derbenwick and B. L. Gregory, "Process Technology for Radiation-Hardened CMOS Integrated Circuits," IEEE Journal of Solid State Circuits, Vol. SC-11, pp. 459-465, Aug. 1976.
3. S. N. Lee, R. A. Kjar, J. L. Peel and G. Kinoshita, "Radiation-Hardened Silicon-Gate CMOS/SOS," presented to IEEE Nuclear and Plasma Sciences Society, Williamsburg, VA, Technical Information X77-670/501 from Rockwell International, July 1977.
4. J. L. Peel, R. K. Pancholy, G. J. Kuhlmann, T. J. Oki and R. A. Williams, "Investigation of Radiation Effects and Hardening Procedures for CMOS/SOS," presented at the IEEE Conference on Nuclear and Space Radiation Effects, Arcata/Eureka, CA, Technical Information X75-578/501 from Rockwell International, July 1975.
5. R. A. Kjar and J. L. Peel, "Radiation Induced Leakage Current in n-Channel SOS Transistors," presented to IEEE Conference on Nuclear and Space Radiation Effects, Fort Collins, CO, Technical Information X74-749/501 from Rockwell International, July 1975.
6. S. N. Lee, R. A. Kjar and G. Kinoshita, "Island Edge Effects in CMOS/SOS Transistors," Technical Information X76-367/501 from Rockwell International, March 1976.
7. J. G. Poksheva, "Investigation and Modeling of 'Kink' Related Phenomena in n-Channel MOS/SOS Transistors," Technical Information X76-695/501 from Rockwell International, May 1976.

- 1
8. M. Kubo, R. Hori, O. Minato and K. Sato, "A Threshold Voltage Controlling Circuit for Short Channel MOS Integrated Circuits," Digest of Technical Papers, IEEE ISSCC, pp. 54-55, February 1976.
 9. E. M. Blaser, W. M. Chu and G. Sonoda, "Substrate and Load Gate Voltage Compensation," Digest of Technical Papers, IEEE ISSCC, pp. 56-57, February 1976.
 10. J. C. Pickel and R. A. Williams, "Prompt Radiation Damage and Short Term Annealing in CMOS/SOS Devices," presented to IEEE Conference on Nuclear and Space Radiation Effects, San Diego, CA, Technical Information X76-1051/501 from Rockwell International, July 1976.
 11. R. A. Kjar and G. Kinoshita, "Transient Photocurrents in MOS Transistor Fabricated on an Insulating Sapphire Substrate," presented to IEEE Conference on Nuclear and Space Radiation Effects, Logan, UT, Technical Information X73-688/501 from Rockwell International, July 1973.
 12. T. P. Haraszti, "Radiation Hardened CMOS/SOS Memory Circuits," IEEE Trans. on Nuc. Sc., Vol. NS-25, No. 6, p. 1187, December 1978.
 13. D. T. Butcher, "Radiation Hardened MOS Voltage Comparator," Final Report, RADC/ETSD Contract No. F19628-75-C-0185

APPENDIX I
CMOS/SOS MEMORY DESIGN RULES

	Min. Dimensions (μm)
<u>1.0 Island Mask</u>	
1.1a Island Width (Base of Island)	3
1.1b Island Width (Base of Island in Active area)	4
1.2 Island-Island Spacing	4
1.3 Buried Contact Area	6 x 6
<u>2.0 P-Well Mask</u>	
2.1 Island Overlap	2
2.2 Poly Gate Overlap (n-Channel)	2.5
2.3 Spacing from Poly Gate (p-Channel)	2.5
2.4 Spacing from Opposite Island	2
<u>3.0 Resistor Implant Mask</u>	
3.1 Island Overlap	2
3.2 Spacing from Poly Gate (n-Channel)	6.5
3.3 Spacing from Opposite Island	2
3.4 Buried Contact Overlap	3
<u>4.0 Buried Contact Mask</u>	
4.1 Contact Window to Poly Edge on Island	2.5
4.2 Contact Area	2.5 x 2.5
4.3 Contact Window Overlap at Island Edge	2.0
4.4 Spacing to Adjacent	2
4.5 Spacing to Poly Gate (on same island)	3
4.6 Contact to Contact Spacing	4
<u>5.0 Poly Gate Mask</u>	
5.1 Poly Width	3
5.2 Poly-Poly Spacing	4
5.3 Poly Extension Over Island at Gate	2
5.4 Poly-Island Spacing (long runs)	1.5
5.5 Poly-Metal Spacing (long runs (for capacitance reasons)	1.5
5.6 Poly Area for Metal Contact	7 x 7

	Min. Dimensions (μm)
<u>6.0 n⁺ or p⁺ Implant Mask</u>	
6.1 Island Overlap	2
6.2 Spacing from Opposite Island	2
6.3 p ⁺ to Poly Overlap over Buried Contact	2.5
6.4 p ⁺ to n ⁺ Overlap for Diode	3
6.5 p ⁺ or n ⁺ to Opposite Gate	4.5
<u>7.0 Metal Contact Mask</u>	
7.1 Contact Window Size	4 x 6 or 5 x 5
7.2 Contact Area	3 x 3
7.3 Spacing to Island Edge	0
7.4 Spacing to Poly Edge	1
7.5 Contact Window Size for Double Contact (n ⁺ to p ⁺ or poly to n ⁺ or p ⁺)	9 x 4
7.6 Contact Window Spacing to Gate	3.5
<u>8.0 Metal Mask</u>	
8.1 Metal Width	4
8.2 Metal-Metal Spacing	6
8.3 Metal Overlap of Contact Window	1, except 0 for internal shorting contacts
8.4 Bonding Pad Size	135 x 135
8.5 Bonding Pad to Bonding Pad Spacing	65
8.6 Bonding Pad to Unrelated Metal Spacing	40
<u>9.0 Glassivation Mask</u>	
9.1 Bonding-Pad Window Size	125 x 125

APPENDIX II

RADIATION HARDENED CMOS/SOS MEMORY PROCESS

The following description outlines a candidate radiation-hardened CMOS/SOS memory process. Only major processing steps are included, and the results of those steps are presented. In some cases, the results of several steps are combined for brevity. Some general process features that should be noted are the minimization of high temperature and thermal oxidation steps, and the restriction of all process temperatures to 900°C and below.

- 1 - Formation of Mask for Island Etch: Combination of thermal and deposited oxides.
- 2 - Island Mask: Photoresist, expose, develop, etch oxides, strip resist.
- 3 - Etch Islands: Use anisotropic etch to define isolated silicon islands.
- 4 - P-Well Mask: Thick photoresist, expose, develop.
- 5 - Ion Implant P-Wells: Boron ion implant to determine threshold and breakdown of n-channel transistors--strip resist, etch all oxides.
- 6 - MNOS Capacitor Formation: Thin thermal oxide + deposited silicon nitride.
- 7 - Capacitor Mask: Photoresist, expose, develop, etch nitride--strip resist, define capacitor and resistor areas in nitride.
- 8 - Resistor Mask: Photoresist, expose, develop, open resist over resistor areas.
- 9 - Implant Resistors: Boron ion implant into silicon to reduce resistivity of exposed areas to approximately $2000 \Omega/\square$, strip photoresist.
- 10 - Grow Gate Oxide: Hardened gate oxidation and anneal to grow approximately 700 Å of gate oxide.

- 11 - Buried Contact Mask: Photoresist, expose, develop and etch oxide to form buried contacts to epitaxial silicon, strip resist. Polysilicon is then deposited using a CVD process.
- 12 - Polysilicon Gate Mask: Photoresist, expose, develop and etch polysilicon using plasma etching techniques, strip resist.
- 13 - P⁺ Mask: Thick photoresist, expose, develop - define areas that form the P⁺ sources, drains, and conductors.
- 14 - P⁺ Implant: Boron ion implant to form P⁺ conductors with resistivity of about 200 Ω/\square - strip resist.
- 15 - N⁺ Mask: Thick photoresist, expose, develop - define areas that form the N⁺ sources, drains, and conductors.
- 16 - N⁺ Implant: Phosphorus ion implant to form N⁺ conductors with resistivity of about 100 Ω/\square - strip resist.
- 17 - Deposit and Densify Field Oxide: Low pressure CVD hot wall process - about 6000 Å of silox is densified at 875°C.
- 18 - Contact Mask: Photoresist, expose, develop and etch oxide to form contact holes to the epitaxial silicon and the polysilicon - strip resist.
- 19 - Deposit Metal: Deposit about one micron of aluminum or aluminum-silicon alloy.
- 20 - Metal Mask: Photoresist, expose, develop, etch aluminum - strip resist.
- 21 - Deposit Scratch Protection: Deposit approximately 5000 Å silox at temperatures below 500°C. A sintering of the metal silicon contacts is performed during and subsequent to this operation in an inert environment.
- 22 - Scratch Mask: Photoresist, expose, develop and etch the protective silox coating from over the bonding pads - strip resist.

APPENDIX III

SILICON GATE CMOS/SOS RADIATION RESULTS

The radiation performance of silicon gate CMOS/SOS devices made at the Electronics Research Center of Rockwell International has been consistently good over the past 1-1/2 years. Typical ionizing-radiation-induced threshold shifts are shown in Figures 1 through 4, for a 730 Å gate oxide thickness. The results for a 580 Å gate oxide thickness are shown in Figures 5 through 8. The radiation response of the 580 Å gate oxide devices averages about .62 of the radiation response of the 730 Å gate oxide. The ratio of the square of the gate oxide thicknesses is about .63.

Over the past nine months, a significant improvement has been made in the reduction of the radiation-induced n-channel back-channel leakages. The most recent results are shown in Figure 9.

Investigations to minimize the radiation-induced n-channel edge leakage are still being conducted, since we have not yet achieved the desired levels. In the interim, a special design technique can be used to eliminate edge leakage at some expense in area and speed. The best results observed to date are side channel leakages ≤ 1.50 nA per edge up to one megarad(Si).

The radiation-induced reduction in field-effect mobility is shown in Figures 10 and 11. Variation in gate oxide thickness has no apparent effect on the radiation-induced mobility reductions.




Figure 1. Radiation Induced P-Channel Threshold Shifts

X $V_{GS} = -5$ $V_{DS} = 0$
 O $V_{GS} = 0$ $V_{DS} = -5$




Figure 2. Radiation Induced P-Channel Threshold Shifts

X $V_{GS} = 0$ $V_{DS} = 0$
 □ $V_{GS} = 5$ $V_{DS} = 0$




Figure 3. Radiation Induced N-Channel Threshold Shifts

X $V_{GS} = -5$ $V_{DS} = 0$
 O $V_{GS} = 0$ $V_{DS} = 0$




Figure 4. Radiation Induced N-Channel Threshold Shifts

X $V_{GS} = 0$ $V_{DS} = 5$
 □ $V_{GS} = 5$ $V_{DS} = 0$




Figure 5. Radiation Induced P-Channel Threshold Shifts




Figure 6. Radiation Induced P-Channel Threshold Shifts

X $V_{GS} = 0$ $V_{DS} = 0$
 □ $V_{GS} = 5$ $V_{DS} = 0$




Figure 7. Radiation Induced N-Channel Threshold Shifts




Figure 8. Radiation Induced N-Channel Threshold Shifts

X $V_{GS} = -5$ $V_{DS} = 0$
 □ $V_{GS} = 0$ $V_{DS} = 0$




Figure 9. Radiation Induced N-Channel Back Channel Leakage

- $V_{GS} = 0, V_{DS} = +5$
- × $V_{GS} = +5, V_{DS} = 0$




Figure 10. Radiation Induced P-Channel Mobility Changes

DISTRIBUTION LIST

DEPARTMENT OF DEFENSE

Assistant Secretary of Defense
Program Analysis & Evaluation
ATTN: M. Doffredo

Assistant to the Secretary of Defense
Atomic Energy
ATTN: Executive Assistant

Command & Control Technical Center
ATTN: C-362, G. Adkins

Defense Electronic Supply Center
ATTN: DESC-ESA
ATTN: DESC-ECT, J. Niles
ATTN: DESC-ECS, J. Council
ATTN: DESC-ECS, D. Hill
ATTN: DESC-ECP, D. More
ATTN: DESC-ECS, J. Dennis
ATTN: DESC-EQM, R. Grillmeier
ATTN: DESC-ECT, D. Droege

Defense Logistics Agency
ATTN: DLA-SE
ATTN: DLA-QEL, J. Slattery

Defense Material Specifications & Standard Office
ATTN: L. Fox

Defense Nuclear Agency
ATTN: RAAE, H. Fitz, Jr.
ATTN: RAEV, M. Kemp
ATTN: DDST
4 cy ATTN: TITL

Defense Technical Information Center
12 cy ATTN: DD

Field Command
Defense Nuclear Agency
ATTN: FCPR

Field Command
Defense Nuclear Agency
Livermore Division
ATTN: FCPRL

National Security Agency
ATTN: T. Brown
ATTN: P. DeBoy
ATTN: G. Daily

NATO School (SHAPE)
ATTN: U.S. Documents Officer

Undersecretary of Defense for Rsch. & Engrg.
ATTN: Strategic & Space Systems (SS)

DEPARTMENT OF THE ARMY

Aberdeen Proving Ground
Department of the Army
ATTN: S. Harrison

BMD Advanced Technology Center
Department of the Army
ATTN: ATC-T

DEPARTMENT OF THE ARMY (Continued)

BMD Systems Command
Department of the Army
ATTN: BMDSC-HW, R. DeKalb

Deputy Chief of Staff for Rsch. Dev. & Acq.
Department of the Army
ATTN: Advisor for PDA Analysis (M. Gale)

Harry Diamond Laboratories
Department of the Army
ATTN: DELHD-N-RBH
ATTN: DELHD-N-RBH, J. Halpin
ATTN: DELHD-N-P, F. Palicki
ATTN: DELHD-N-RBC, J. McGarrity
ATTN: DELHD-N-RBH, H. Eisen
ATTN: DELHD-N-P

U.S. Army Armament Research & Development Command
ATTN: DRDAR-LCA-PD

U.S. Army Communication R&D Command
ATTN: D. Huewe

U.S. Army Missile R&D Command
3 cy ATTN: RSIC

U.S. Army Nuclear & Chemical Agency
ATTN: Library

White Sands Missile Range
Department of the Army
ATTN: STEWS-TE-AN, M. Squires
ATTN: STEWS-TE-AN, T. Leura

DEPARTMENT OF THE NAVY

Naval Air Systems Command
ATTN: AIR 350F

Naval Electronic Systems Command
ATTN: Code 5045.11, C. Suman

Naval Ocean Systems Center
ATTN: Code 4471

Naval Postgraduate School
ATTN: Code 0142
ATTN: Code 1424

Naval Research Laboratory
ATTN: Code 6650, A. Namenson
ATTN: Code 6600, J. McEllinney
ATTN: Code 6627, C. Guenger
ATTN: Code 5216, H. Hughes
ATTN: Code 5210, J. Davey
ATTN: Code 6701, J. Brown
ATTN: Code 6601, E. Wolicki

Naval Sea Systems Command
ATTN: SEA-06J, R. Lane

Naval Ship Engineering Center
ATTN: Code 6174D2

Naval Weapons Center
ATTN: Code 233

DEPARTMENT OF THE NAVY (continued)

Naval Surface Weapons Center
ATTN: Code 131
ATTN: Code 131

Naval Weapons Evaluation Facility
ATTN: Code A1-6

Naval Weapons Support Center
ATTN: Code 7024, J. Ellis
ATTN: Code 7024, J. Munnich
ATTN: Code 7024, J. Ramsey

Office of Naval Research
ATTN: Code 220, G. Lewis
ATTN: Code 427, L. Cooper

Office of the Chief of Naval Operations
ATTN: OP 985F

Strategic Systems Project Office
Department of the Navy
ATTN: NSP-291a
ATTN: NSP-290, D. Gold
ATTN: NSP-2701, J. Pittsenberger
ATTN: NSP-27331, P. Spector

DEPARTMENT OF THE AIR FORCE

Air Force Aero-Propulsion Laboratory
ATTN: PAB, G. Staver

Air Force Avionics Laboratory
ATTN: TAA, R. Conklin
ATTN: DHE

Air Force Geophysics Laboratory
ATTN: SGL, S-29
ATTN: SGL

Air Force Institute of Technology
ATTN: ENP, J. Bridgeman

Air Force Materials Laboratory
ATTN: LEB
ATTN: LPH, R. Hickmott

Air Force Systems Command
ATTN: XPLA, A. Stead
ATTN: DLW
ATTN: BLCA
ATTN: PLGAM, J. Seale

Air Force Technical Applications Center
ATTN: TAE

Air Force Weapons Laboratory, AFSC
ATTN: ELP, G. Chapman
ATTN: ELP, M. Knoll
ATTN: ELP, J. Ferry
ATTN: ELP, J. Mullis
ATTN: ELP, R. Maier
Also ATTN: SUI

Air Logistics Command
Department of the Air Force
ATTN: MMETH
ATTN: 00-610, MM, R. Blackburn
ATTN: MMETH

DEPARTMENT OF THE AIR FORCE (continued)

Foreign Technology Division
Air Force Systems Command
ATTN: PAFV
ATTN: TQD, B. Bellard

Ballistic Missile Office
Air Force Systems Command
ATTN: MFGG
ATTN: MWNH, J. Tucker
ATTN: MWH

Headquarters Space Division
Air Force Systems Command
ATTN: J. Kelly

Headquarters Space Division
Air Force Systems Command
ATTN: AQM
ATTN: AQT, W. Binkney

Headquarters Space Division
Air Force Systems Command
ATTN: DYS

Headquarters Space Division
Air Force Systems Command
ATTN: ZJ, R. Davis

Rome Air Development Center
Air Force Systems Command
ATTN: RBRD, C. Lane
ATTN: RBRM, J. Reuber

Rome Air Development Center
Air Force Systems Command
ATTN: ESE, P. Egan
ATTN: FSEP, R. Buchanan
ATTN: ETS, R. Dolan
ATTN: FSR, P. Vail
ATTN: FSR, W. Shedd

Strategic Air Command
Department of the Air Force
ATTN: XPCS, M. Carra

DEPARTMENT OF ENERGY

Department of Energy
Albuquerque Operations Office
ATTN: Document Control for WSSE

DEPARTMENT OF ENERGY CONTRACTORS

Lawrence Livermore Laboratory
ATTN: Document Control for Technical Information Dept. Library

Los Alamos Scientific Laboratory
ATTN: Document Control for J. Freed

Sandia Laboratories
ATTN: Document Control for W. Dawes
ATTN: Document Control for R. Gregor
ATTN: Document Control for J. Barnum
ATTN: Document Control for E. Coppage
ATTN: Document Control for J. Reed

OTHER GOVERNMENT AGENCIES

Central Intelligence Agency
ATTN: OSER RD

Department of Commerce
National Bureau of Standards
ATTN: Security Officer for J. Humphreys
ATTN: Security Officer for W. Bullis
ATTN: Security Officer for K. Galloway
ATTN: Security Officer for J. Mayo-Wells
ATTN: Security Officer for R. Scace
ATTN: Security Officer for S. Chappell
ATTN: Security Officer for L. French

NASA
Goddard Space Flight Center
ATTN: J. Adolphsen
ATTN: V. Danchenko

NASA
George C. Marshall Space Flight Center
ATTN: H. Yearwood
ATTN: M. Nowakowski
ATTN: E302
ATTN: L. Janiter

NASA
ATTN: J. Murphy

NASA
Lewis Research Center
ATTN: M. Baddour

NASA
Ames Research Center
ATTN: G. DeYoung

DEPARTMENT OF DEFENSE CONTRACTORS

Advanced Microdevices, Inc.
ATTN: J. Schlageter

Advanced Research & Applications Corp.
ATTN: R. Armistead

Aerojet Electro-Systems Co.
ATTN: T. Hanscome

Aerospace Corp.
ATTN: D. Fresh
ATTN: S. Bower
ATTN: W. Willis

Aerospace Industries Assoc. of America, Inc.
ATTN: S. Siegel

Battelle Memorial Institute
ATTN: R. Thatcher

BOM Corp.
ATTN: J. Wunch
ATTN: R. Pease
ATTN: D. Alexander

Bendix Corp.
ATTN: E. Meeder

Boeing Co.
ATTN: D. Egelkrout

DEPARTMENT OF DEFENSE CONTRACTORS (continued)

Boeing Co.
ATTN: C. Rosenberg
ATTN: A. Johnston
ATTN: W. Pumpza
ATTN: J. Arizura

Burr-Brown Research Corp.
ATTN: H. Smith

California Institute of Technology
ATTN: A. Stanley
ATTN: W. Price
ATTN: A. Shunka

Charles Stark Draper Lab., Inc.
ATTN: F. Greiff
ATTN: R. Bedingfield
ATTN: P. Ledger
ATTN: C. Lai
ATTN: A. Schutz

Cincinnati Electronics Corp.
ATTN: L. Hammond
ATTN: C. Stump

Control Data Corp.
ATTN: J. Meenan

University of Denver
ATTN: Security Officer for F. Venditti

E-Systems, Inc.
ATTN: K. Reis

Electronic Industries Association
ATTN: J. Hession

EMM Corp.
ATTN: E. Krich

Exp. & Math Physics Consultants
ATTN: T. Jordan

Fairchild Camera and Instrument Corp.
ATTN: R. Marshall
ATTN: Security Control for D. Myers

Ford Aerospace & Communications Corp.
ATTN: Technical Information Services
ATTN: S. Davison

Ford Aerospace & Communications Corp.
ATTN: D. Cadie

Franklin Institute
ATTN: R. Thompson

Garrett Corp.
ATTN: R. Weir

General Dynamics Corp.
ATTN: W. Hansen
ATTN: N. Cohn

General Dynamics Corp.
ATTN: D. Wood
ATTN: R. Fields

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

General Electric Co.
 ATTN: F. Sivo
 ATTN: R. Casey
 ATTN: J. Peden

General Electric Co.
 ATTN: Technical Library
 ATTN: P. Benedict
 ATTN: W. Patterson
 ATTN: J. Palchefsky, Jr.

General Electric Co.
 ATTN: J. Reidl

General Electric Co.
 ATTN: R. Hellen

General Electric Co.
 ATTN: J. Gibson
 ATTN: W. Patterson
 ATTN: D. Cole

General Electric Co.
 ATTN: D. Pepin

General Electric Company-TEMPO
 ATTN: M. Espig
 ATTN: DASIAC

General Electric Company-TEMPO
 ATTN: DASIAC

General Research Corp.
 ATTN: Technical Information Office
 ATTN: R. Hill

George C. Messenger
 Consulting Engineer
 ATTN: G. Messenger

Georgia Institute of Technology
 ATTN: R. Curry

Georgia Institute of Technology
 ATTN: Res. & Sec. Coord. for H. Denny

Goodyear Aerospace Corp.
 ATTN: Security Control Station

Grumman Aerospace Corp.
 ATTN: J. Rogers

GTE Sylvania, Inc.
 ATTN: L. Pauples
 ATTN: L. Blaisdell
 ATTN: C. Thornhill

GTE Sylvania, Inc.
 ATTN: H. Ullman
 ATTN: P. Fredrickson
 ATTN: H & V Group
 ATTN: J. Waldron

Harris Corp.
 ATTN: T. Sanders
 ATTN: C. Anderson
 ATTN: J. Cornell

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Honeywell, Inc.
 ATTN: P. Gumm

Honeywell, Inc.
 ATTN: C. Cerulli

Honeywell, Inc.
 ATTN: Technical Library

Honeywell, Inc.
 ATTN: K. Gaspard

Hughes Aircraft Co.
 ATTN: R. McGowan
 ATTN: J. Singletary

Hughes Aircraft Co.
 ATTN: W. Scott
 ATTN: D. Shumake
 ATTN: E. Smith

IBM Corp.
 ATTN: H. Mathers
 ATTN: F. Tietse
 ATTN: T. Martin

IIT Research Institute
 ATTN: I. Mindel

Institute for Defense Analyses
 ATTN: Tech. Info. Services

Intel Corp.
 ATTN: M. Jordan

International Business Machine Corp.
 ATTN: J. Ziegler

International Tel. & Telegraph Corp.
 ATTN: Dept. 608
 ATTN: A. Richardson

Intersil, Inc.
 ATTN: D. MacDonald

IRT Corp.
 ATTN: J. Harrity

JAYCOR
 ATTN: R. Stahl
 ATTN: L. Scott
 ATTN: T. Flanagan

Johns Hopkins University
 ATTN: P. Partridge

Kaman Sciences Corp.
 ATTN: J. Lubell

Litton Systems, Inc.
 ATTN: G. Maddox
 ATTN: J. Retzler

Lockheed Missiles & Space Co., Inc.
 ATTN: H. Phillips
 ATTN: M. Smith
 ATTN: C. Thompson
 ATTN: P. Bene
 ATTN: E. Smith

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Lockheed Missiles and Space Co., Inc.
ATTN: J. Smith
ATTN: J. Crowley

M.I.T. Lincoln Lab.
ATTN: P. McKenzie

Magnavox Govt. & Indus. Electronics Co.
ATTN: W. Richeson

Martin Marietta Corp.
ATTN: H. Cates
ATTN: R. Gaynor
ATTN: W. Janocko
ATTN: W. Brockett

Martin Marietta Corp.
ATTN: E. Carter

McDonnell Douglas Corp.
ATTN: M. Stitch
ATTN: Library
ATTN: D. Dohm

McDonnell Douglas Corp.
ATTN: D. Fitzgerald
ATTN: J. Holmgren

McDonnell Douglas Corp.
ATTN: Technical Library

Mission Research Corp.
ATTN: C. Longmire

Mission Research Corp.
ATTN: R. Pease

Mission Research Corp.-San Diego
ATTN: R. Berger
ATTN: J. Azarewicz
ATTN: V. Van Lint
ATTN: J. Raymond

Mitre Corp.
ATTN: M. Fitzgerald

Motorola, Inc.
ATTN: A. Christensen

Motorola, Inc.
ATTN: L. Clark

National Academy of Sciences
National Materials Advisory Board
ATTN: R. Shane

National Semiconductor Corp.
ATTN: R. Wang
ATTN: A. London

University of New Mexico
ATTN: H. Southward

Northrop Corp.
ATTN: J. Sroug
ATTN: P. Eisenberg
ATTN: T. Jackson

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Northrop Corp.
ATTN: L. Apodaca
ATTN: D. Strobel
ATTN: P. Gardner

Physics International Co.
ATTN: Division 6000
ATTN: J. Shea
ATTN: J. Huntington

R&D Associates
ATTN: C. MacDonald
ATTN: S. Rogers
ATTN: R. Poll

Rand Corp.
ATTN: C. Crain

Raytheon Co.
ATTN: J. Ciccio

Raytheon Co.
ATTN: H. Flescher
ATTN: A. Van Doren

RCA Corp.
ATTN: G. Brucker
ATTN: V. Mancino

RCA Corp.
ATTN: Office N103
ATTN: D. O'Connor

RCA Corp.
ATTN: E. Van Keuren
ATTN: J. Saultz

RCA Corp.
ATTN: W. Allen

RCA Corp.
ATTN: R. Killion

Rensselaer Polytechnic Institute
ATTN: R. Gutmann

Research Triangle Institute
ATTN: Sec. Office for M. Simons, Jr.

Rockwell International Corp.
ATTN: G. Messenger
ATTN: T. Oki
ATTN: J. Bell
ATTN: V. Strahan
ATTN: V. De Martino
ATTN: R. Nielsen

Rockwell International Corp.
ATTN: D. Stevens

Rockwell International Corp.
ATTN: T. Bates
ATTN: TIC BA08

Sanders Associates, Inc.
ATTN: L. Brodeur

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Science Applications, Inc.
ATTN: J. Naber
ATTN: V. Ophan
ATTN: D. Long
ATTN: V. Verbinski

Science Applications, Inc.
ATTN: W. Chadsey

Science Applications, Inc.
ATTN: D. Stribling

Singer Co.
ATTN: J. Brinkman

Singer Co.
ATTN: R. Spiegel

Solar Energy Research Institute
ATTN: A. Stanley

Sperry Rand Corp.
ATTN: Engineering Laboratory

Sperry Rand Corp.
ATTN: R. Viola
ATTN: C. Craig
ATTN: F. Scaravaglione
ATTN: P. Maraffino

Sperry Rand Corp.
ATTN: D. Schow

Sperry Univac
ATTN: J. Inda

Spire Corp.
ATTN: R. Little

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

SRI International
ATTN: B. Gasten
ATTN: A. Whitson
ATTN: P. Dolan

Systron-Donner Corp.
ATTN: J. Indelicato

Teledyne Ryan Aeronautical
ATTN: J. Rawlings

Texas Instruments, Inc.
ATTN: R. Stehlin
ATTN: A. Peletier

TRW Defense & Space Sys. Group
ATTN: P. Guilfcyle
ATTN: H. Holloway
ATTN: O. Adams
ATTN: R. Kingsland
ATTN: A. Pavelko
ATTN: A. Witteles

TRW Defense & Space Sys. Group
ATTN: F. Fay
ATTN: R. Kitter
ATTN: M. Gorman

TRW Systems and Energy
ATTN: D. Millward
ATTN: G. Spehar
ATTN: B. Gililland

Vought Corp.
ATTN: Library
ATTN: Technical Data Center
ATTN: R. Tomme