Technical Note

Conceptual Description of a Family of Frequency Synthesizers

8 September 1965

Prepared under Electronic Systems Division Contract AF 19(628)-5167 by

Lincoln Laboratory

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

Lexington, Massachusetts
The work reported in this document was performed at Lincoln Laboratory, a center for research operated by Massachusetts Institute of Technology, with the support of the U.S. Air Force under Contract AF 19(628)-5167.
CONCEPTUAL DESCRIPTION
OF A FAMILY OF FREQUENCY SYNTHESIZERS

BRIAN E. WHITE

Group 66

TECHNICAL NOTE 1965-43

8 SEPTEMBER 1965
ABSTRACT

A family of frequency synthesizers is described. Each member of the family generates one of many equally-spaced frequencies by utilizing identical modules, the number of which is related to the number of possible frequencies. For any design in the family which uses frequency division in the modules, there exists a dual design which utilizes frequency multiplication. Block diagrams and formulas are included which may be useful in designing frequency synthesizers for communication system applications.

Accepted for the Air Force
Stanley J. Wisniewski
Lt Colonel, USAF
Chief, Lincoln Laboratory Office
CONCEPTUAL DESCRIPTION OF A FAMILY OF FREQUENCY SYNTHESIZERS

I. INTRODUCTION

A frequency synthesizer is a deterministic, time-invariant device which produces one of a number of possible output frequencies when a particular input is applied. Such a device is useful for anti-jam and/or multiple-access communication systems.

For purposes of this report, it is convenient to restrict the discussion to frequency synthesizers which perform a one-to-one mapping between a set of binary inputs and a set of sinusoidal outputs. Two classes of synthesizers will be described – one based on frequency division, and one based on frequency multiplication in each of several identical modules. The report is intended as a guide for designing frequency synthesizers of the type described.

The idea of implementing frequency synthesizers by modular composition is not new. In particular Group 62 has developed a synthesizer for the Lincoln Experimental Terminal (LET) which is based on octal frequency division in each module.
II. MODULAR COMPOSITION

The function of the frequency synthesizer is to select one of \( N \) possible frequencies spaced \( B \) cps apart. It is assumed that \( N \) is at least an order of magnitude greater than unity and a power-of-two, so that each particular output frequency can be uniquely specified by \( \log_2 N \) bits. For large \( N \) the complexity of the synthesizer can be greatly reduced by generating fewer frequencies directly and by utilizing an iterative technique involving identical modules as shown in Fig. 1. The synthesizer consists of a frequency generator, \( n \) identical modules (each composed of one stage and one switching network), and a frequency converter.

From a single frequency standard the frequency generator produces \( f_o, f_c, f_g, \) and \( \Delta f \). The frequencies \( f_o \) and \( f_c \) feed only stage 1 and the frequency converter, respectively. Let the \( 2^m \) frequencies be designated \( f_g + i_k \Delta f (1 \leq k \leq n) \), where

\[
-2^{m-1} + 1 \leq i_k \leq 2^{m-1} \quad (m \geq 1) \quad (1)
\]

These \( 2^m \) equally-spaced frequencies all feed each switching network.

Each switching network receives an independent set of \( m \) bits from an external source which uniquely specifies one of the \( 2^m \) frequencies. The function of switching network \( k \) is to pass only the specified frequency \( f_g + i_k \Delta f \) to stage \( k \).

Stage 1 operates on \( f_g + i_1 \Delta f \) and \( f_o \) so as to produce one of \( 2^m \) equally-spaced frequencies. Similarly stage \( k \) operates on \( f_g + i_k \Delta f \) and...
the frequency produced by stage \( k-1 \) \((k \geq 2)\) to produce one of \(2^km\) equally-spaced frequencies. Thus the integers \(m\) and \(n\) are related to \(N\) by the formula

\[
mn = \log_2 N \quad (m, n \geq 1).
\]  

(2)

Given \(N\), Fig. 1 and (2) define a family of frequency synthesizers with each member uniquely specified by an \((m, n)\) pair. Complete families of \((m, n)\) pairs for several values of \(N\) are listed in Table 1.

<table>
<thead>
<tr>
<th>(N)</th>
<th>(m)</th>
<th>(n)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>32</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>64</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>128</td>
<td>1</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>256</td>
<td>1</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>512</td>
<td>1</td>
<td>9</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>9</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 1. Families of \((m, n)\) for Several \(N\).
III. STAGES

A simple method of realizing each stage of the synthesizer is shown in Fig. 2. Following a standard mixing operation the frequency is scaled either down or up by a factor $2^m$, which is equal to the number of possible equally-spaced frequencies produced by switching network $k$. This scaling insures that the $2^km$ possible frequencies produced by stage $k$ are also equally-spaced. Since all stages are identical, the input and output frequencies of each stage must be approximately equal (i.e., $f_k \approx f_o$) regardless of the values assumed by the indices $i_k$. Assuming that $\Delta f$ is sufficiently small, this requirement is satisfied if

$$f_g = (2^m + 1)f_o \quad \quad \quad \quad \quad (3a)$$

$$f_g = (1 \pm 2^{-m})f_o \quad \quad \quad \quad \quad (3b)$$

where (3a) and (3b) refer to the design options of scaling down or up, respectively. Furthermore, in (3a) the choice of sign depends on whether or not the upper or the lower sideband, respectively, is passed by the bandpass filter. In (3b) the choice depends on which of the two frequencies $f_{k-1}$ or $f + i_k \Delta f$ is subtracted in the mixing operation. Thus a total of four design options (which are designated a-1, a-2, b-1, and b-2, respectively) for each family of synthesizers are available. Henceforth results pertaining to these design options will be presented in the same order as (3).

Using (3) and Fig. 2 it can be verified that the output frequency produced by stage $n$ is

$$f_n = f_o + 1\Delta f \quad \quad \quad \quad \quad (4)$$
where

\[ I = 2^{-m_i} \sum_{n} 2^{-m_i} + 2^{-3m_i} \sum_{n} 2^{-m_i} + \cdots + 2^{-nm_i} \]  
\[ (5a) \]

\[ I = \pm 2^{-m_i} - 2^{-m_i} \sum_{n-1} 2^{-m_i} \sum_{n} 2^{-m_i} - \cdots - 2^{-nm_i} \]  
\[ (5b) \]

If the signs in $I$ alternate, the choice of signs of the right-most term in (5) depends on whether or not $n$ is odd or even, respectively. Note from (1) and inspection of (5) that $I$ can assume $N = 2^{mn}$ equally-spaced values. In (5a) and (5b) an incremental change of $1/N = 2^{-mn}$ and $2^m$ results from a unit change of $i_1$ and $i_n$, respectively. The range and center value of $I$ are defined as $I_{\text{max}} - I_{\text{min}}$ and $(I_{\text{max}} + I_{\text{min}})/2$, respectively. Note that $I_{\text{max}}$ and $I_{\text{min}}$ are always non-negative and non-positive, respectively.

Explicit expressions for $I_{\text{max}} - I_{\text{min}}$ and $I_{\text{max}} + I_{\text{min}}$ for all four design options are derived in the Appendix.

As mentioned previously, $\Delta f$ must be sufficiently small for (3) to satisfy the requirement that $f_k \approx f_0$. The restriction on $\Delta f$ depends on $f_0$, the $(m, n)$ pair, and the following condition dictated by general design considerations for implementing bandpass filters: A) the passband should be much less than the center frequency of the filter. This condition is most stringent for stage $n$, because the size of the passband increases with $k^\star$. For stage $n$ condition A) is equivalent to requiring that the range of $f_n$ be

\[ \star \text{As can be seen from (5), for design options a and b the greatest contribution to the passband is made by the range of } i_n \text{ and } i_1, \text{ respectively.} \]
much less than the center value of \( f_n \). From (4) these values are

\[
\Delta f(I_{\text{max}} - I_{\text{min}}) \quad \text{and} \quad f_o + 2^{-1} \Delta f(I_{\text{max}} + I_{\text{min}}),
\]

respectively. Therefore, with some algebraic manipulation

\[
\Delta f \ll f_o / [(I_{\text{max}} - I_{\text{min}}) - (I_{\text{max}} + I_{\text{min}})/2].
\]  

(6)*

* See Appendix for expressions of \( I_{\text{max}} \mp I_{\text{min}} \).
IV. CONVERTER

Let the stages of the synthesizer operate at frequencies considerably lower than that of the output. Then the frequency converter following stage \( n \) in Fig. 1 must scale \( f_n \) up to the desired output frequency \( f \). In general this frequency conversion might involve both multiplication and translation as shown in Fig. 3. Although the specific form of the frequency converter depends on the necessary scaling factor and the physical devices used in the implementation, it is assumed that multiplication by powers-of-two can be realized conveniently. Note that the up-conversion is facilitated by omitting the frequency scaling unit of stage \( n \) when the division by \( 2^m \) design option is selected. With this change (4) becomes slightly modified:

\[
f_n = 2^m(f_o + I\Delta f) \quad \text{(7a)}
\]

\[
f_n = f_o + I\Delta f \quad \text{(7b)}
\]

Regardless of the particular frequency translation selected in Fig. 3, the multiplication factor is completely determined by \( B \) (the required final spacing between the possible output frequencies), \( \Delta f \), and the \((m,n)\) pair. For fixed \( f_o \) and \( \Delta f \) the range of \( f_n \) is \( 2^m\Delta f(I_{max} - I_{min}) \) and \( \Delta f(I_{max} - I_{min}) \), respectively, from (7). The multiplication factor times the range of \( f_n \) must equal the range of \( f \) which is \((N - 1)B\). Thus defining \( M = M_1 + M_2 \) (\( M_1, M_2 \geq 1 \))

\[
2^M = (N - 1)B/2^m\Delta f(I_{max} - I_{min}) = NB/2^m\Delta f \quad \text{(8a)}
\]

\[
2^M = (N - 1)B/\Delta f(I_{max} - I_{min}) = B/2^m\Delta f \quad \text{(8b)}
\]
Note that the upper-bound restriction on $\Delta f$ in (6) implies a lower-bound restriction on $M$.

Once the final multiplication factor $(M)$ has been determined, individual values for $M_1$ and $M_2$ can be selected (subject to the constraint $M_1 + M_2 = M$) along with $f_c$ and a particular mixing operation to achieve desirable values for $f$. For simplicity let the mixing operation of Fig. 3 be $2^M f_n \pm f_c$.

Assuming that the upper sideband is passed to facilitate the final frequency up-conversion, condition A) is automatically satisfied by (6) regardless of the values assumed by $f_c$ and $M_1$. However, the following additional condition related to bandpass filter design imposes a certain restriction on $f_c$: B) the separation between two sidebands should be sufficiently large so that only one sideband is passed (this separation must only be positive for an ideal bandpass filter, but let the minimum separation be arbitrarily equated to the width of the passband). For the selected mixing operation condition B) requires that

$$f_c \geq 2^{M_1+m} \Delta f (I_{\max} - I_{\min}) \approx 2^{M_1+m} \Delta f$$

(9a)

$$f_c \geq 2^{M_1+m} \Delta f (I_{\max} - I_{\min}) \approx 2^{M_1+m} N \Delta f$$

(9b)

where the approximations are valid for large $N$.

The output frequency of the synthesizer can be written as

$$f = 2^{M_2 f_c} + 2^{M_1+m} (f_o + I \Delta f)$$

(10a)

$$f = 2^{M_2 f_c} + 2^{M_1+m} (f_o + I \Delta f)$$

(10b)
The center output frequency becomes

$$\bar{f} = 2^M f_c + 2^{M+m}(f_o + 2^{-1}\Delta f[I_{\text{max}} + I_{\text{min}}])$$  \hspace{1cm} (11a)$$

$$\bar{f} = 2^M f_c + 2^{M}(f_o + 2^{-1}\Delta f[I_{\text{max}} + I_{\text{min}}])$$  \hspace{1cm} (11b)$$

When the particular output frequency produced by the synthesizer is mixed with the corresponding received carrier frequency \((f_r)\), a fixed IF frequency \((f_{\text{IF}})\) always results according to the formula

$$f = f_r \pm f_{\text{IF}} \quad ,$$  \hspace{1cm} (12)

where \(0 < f_{\text{IF}} < f_r\). The choice of sign in (12) depends on whether or not \(f_r\) is subtracted from \(f\) or vice-versa in the mixing operation, respectively.

Let the bandwidth \((B)\) of the IF amplifier be centered about \(f_{\text{IF}}\), and let

$$W = NB$$  \hspace{1cm} (13)

represent the total bandwidth related to the received signal modulated within a bandwidth \(B\) about one of \(N\) possible carrier frequencies. The received frequency spectrum is depicted in Fig. 4.

---

* See Appendix for expressions of \((I_{\text{max}} \mp I_{\text{min}})\).
V. GENERATOR

For convenience of implementation let $f_0$ and $\Delta f$ be generated from the frequency standard ($f_s \leq f_0$) by power-of-two frequency scaling

$$f_0 = 2^{d_1} f_s, \quad d_1 \geq 0$$

$$\Delta f = 2^{-d_2} f_s, \quad d_2 \geq 0$$

Note from the ratio $f_0/\Delta f = 2^{d_1+d_2} = 2^d$, that $d$ must be sufficiently large to satisfy condition (6). By (3), let $f_g$ be generated by mixing $f_0$ and $f_s$ scaled by a factor $2^m$. The $2^m$ frequencies $f_g + i_k \Delta f$ can be generated by mixing $f_g$ with harmonics of $\Delta f$. The block diagram of the frequency generator is indicated by Fig. 5. For design option a, an additional frequency scaler ($x 2^m$) is necessary to produce $f_g$. For option b, however, $f_o/2^m$ may be taken directly from an accessible node between $\Delta f$ and $f_0$. For both design options, the frequencies $2\Delta f, 4\Delta f, \ldots, 2^{m-1}\Delta f$ may be taken from accessible nodes between $\Delta f$ and $f_0$. Rather than specify the means of generating $f_c$, let this part of the design remain flexible. However, depending on the particular frequency synthesizer design, it is desirable that $f_c$ (if used at all) be generated without adding significantly to the frequency generator operations already defined.
VI. SWITCHING NETWORK

A block diagram of frequency switching network $k$ is shown in Fig. 6. The contents $(b_1, b_2, ..., b_m)$ of the $m$-cell binary storage register determines which of the $2^m$ frequencies is gated to stage $k$. The $m$ inputs designated $c_{i_k}$ to AND gate $i_k$ represent a unique combination of the $2m$ outputs of the storage register — one from each cell. Note that both the true and complemented logical values of the bit stored in each cell are available. Since the entire frequency synthesizer includes $n$ copies of switching network $k$, the total number of storage cells and AND gates is $mn$ and $n2^m$, respectively. Although the number of storage cells for a given family of synthesizers is invariant (from (2)), the number of AND gates increases rapidly with $m$ for $m \geq 3$ as can be verified using Table 1.
ACKNOWLEDGEMENT

Thanks are due Ben Hutchinson of Group 62 for sharing his design of the frequency synthesizer used in LET and Walter Morrow of Division 6 for suggesting the further exploration of synthesizers based on frequency multiplication. The guidance of Barney Reiffen is gratefully acknowledged.
APPENDIX

Precise and approximate (for large N) expressions for $I_{\text{max}} - I_{\text{min}}$ and $I_{\text{max}} + I_{\text{min}}$ for each of the four design options can be derived from (1) and (5) by utilizing the fact that

$$\sum_{j=1}^{n} (\pm x)^j = (\pm x) [(\pm x)^n - 1]/(\pm x - 1) \quad . \quad (A-1)$$

**Option a-1: Division and Upper Sideband**

$$I_{\text{max}} = 2^{m-1} \left[ 2^{-m} + 2^{-2m} + \ldots + 2^{-nm} \right]$$

$$-I_{\text{min}} = (2^{m-1} - 1) \left[ 2^{-m} + 2^{-2m} + \ldots + 2^{-nm} \right]$$

$$I_{\text{max}} - I_{\text{min}} = (2^m - 1) (2^{-m}) (2^{-nm} - 1)/(2^{-m} - 1)$$

$$= 1 - 1/N \approx 1 \quad (A-2)$$

$$I_{\text{max}} + I_{\text{min}} = 2^{-m}(2^{-nm} - 1)/(2^{-m} - 1)$$

$$= (1 - 1/N)/(2^m - 1) \approx (2^m - 1)^{-1} \quad (A-3)$$

**Option a-2: Division and Lower Sideband**

$$I_{\text{max}} = 2^{m-1} 2^{-m} + (2^{m-1} - 1) 2^{-2m} + \ldots + (2^{m-1} - 0) 2^{-nm} \quad n \text{ odd}$$

$$n \text{ even}$$

$$-I_{\text{min}} = (2^{m-1} - 1) 2^{-m} + 2^{m-1} 2^{-2m} + \ldots + (2^{m-1} - 1) 2^{-nm}$$

$$n \text{ odd}$$

$$n \text{ even}$$
\[ I_{\text{max}} - I_{\text{min}} = (2^m - 1) \left[ 2^{-m} + 2^{-2m} + \ldots + 2^{-nm} \right] \]

\[ = 1 - 1/N \approx 1 \quad (A-4) \]

\[ I_{\text{max}} + I_{\text{min}} = 2^{-m} - 2^{-2m} + \ldots \pm 2^{-nm} \quad \text{n odd} \]
\[ = -(-2^{-m}) \left[ (-2^{-m})^n - 1 \right] / (-2^{-m} - 1) \quad \text{n even} \]

\[ = (1 \pm 1/N) / (2^m + 1) \quad \text{n odd} \]
\[ \approx (2^m + 1)^{-1} \quad \text{n even} \quad (A-5) \]

Option b-1: Multiplication and \( f_{k-1} \) Subtracted

\[ I_{\text{max}} = 2^m - 2^m + (2^m - 1) 2^{2m} + \ldots + (2^m - 1)^{-0} 2^{nm} \quad \text{n odd} \]
\[ - I_{\text{min}} = (2^m - 1) 2^m + 2^m - 2^m + \ldots + (2^m - 1)^{-1} 2^{nm} \quad \text{n even} \]

\[ I_{\text{max}} - I_{\text{min}} = (2^m - 1) \left[ 2^m + 2^{2m} + \ldots + 2^{nm} \right] \]

\[ = (2^m - 1) 2^m (2^{nm} - 1) / (2^m - 1) \]

\[ = 2^m (N - 1) \approx N 2^m \quad (A-6) \]

\[ I_{\text{max}} + I_{\text{min}} = 2^m - 2^m + \ldots \pm 2^{nm} \quad \text{n odd} \]
\[ = -(-2^m) \left[ (-2^m)^n - 1 \right] / (-2^m - 1) \quad \text{n even} \]

\[ = (1 \pm N) / (1 + 2^{-m}) \quad \text{n odd} \]
\[ \approx \pm N(1 + 2^{-m})^{-1} \quad \text{n even} \quad (A-7) \]
Option b-2: Multiplication and $f_i g + i_k \Delta f$ Subtracted

\[
I_{\text{max}} = (2^{m-1} - 1) \left( 2^m + 2^{2m} + \ldots + 2^{mn} \right)
\]

\[
-I_{\text{min}} = 2^{m-1} \left( 2^m + 2^{2m} + \ldots + 2^{mn} \right)
\]

\[\text{max} - I_{\text{min}} = (2^m - 1) \left( 2^m + 2^{2m} + \ldots + 2^{mn} \right)
= 2^m(N - 1) \approx N2^m
\]

\[
I_{\text{max}} + I_{\text{min}} = - \left( 2^m + 2^{2m} + \ldots + 2^{mn} \right)
= -2^m(2^{nm} - 1)/(2^m - 1)
= (1 - N)/(1 - 2^{-m})
\]

\[
\approx -N(1 - 2^{-m})^{-1}
\]

(A-8)
Fig. 1  Modular Composition of Frequency Synthesizer.

Fig. 2  Block Diagram of Stage k.
Fig. 3 Block Diagram of Frequency Converter.

Fig. 4 Received Frequency Spectrum.
Fig. 5 Block Diagram of Frequency Generator.

Fig. 6 Block Diagram of Frequency Switching Network k.
DISTRIBUTION LIST

Division 6
G. P. Dinneen
W. E. Morrow, Jr.

Group 62
P. R. Drouilhet
B. H. Hutchinson, Jr.
I. L. Lebow

Group 63
J. B. Connolly
A. I. Grayzel
W. G. Schmidt
H. Sherman
L. J. Travis, Jr.

Group 66
J. U. Beusch
B. Reiffen
B. E. White
Group 66 File (10)
A family of frequency synthesizers is described. Each member of the family generates one of many equally-spaced frequencies by utilizing identical modules, the number of which is related to the number of possible frequencies. For any design in the family which uses frequency division in the modules, there exists a dual design which utilizes frequency multiplication. Block diagrams and formulas are included which may be useful in designing frequency synthesizers for communication system applications.