UNCLASSIFIED

AD 427155

DEFENSE DOCUMENTATION CENTER
FOR
SCIENTIFIC AND TECHNICAL INFORMATION
CAMERON STATION, ALEXANDRIA, VIRGINIA

Best Available Copy

REPRODUCED FROM
BEST AVAILABLE COPY

UNCLASSIFIED
NOTICE: When government or other drawings, specifications or other data are used for any purpose other than in connection with a definitely related government procurement operation, the U. S. Government thereby incurs no responsibility, nor any obligation whatsoever; and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use or sell any patented invention that may in any way be related thereto.
A General Analysis of the False-Lock Problem
Associated with the Phase-Lock Loop

2 October 1963

Prepared by WALTER A. JOHNSON
Electronics Research Laboratory

Prepared for COMMANDER SPACE SYSTEMS DIVISION
UNITED STATES AIR FORCE
Inglewood, California
A GENERAL ANALYSIS OF THE FALSE-LOCK PROBLEM ASSOCIATED WITH THE PHASE-LOCK LOOP

Prepared by
Walter A. Johnson
Electronics Research Laboratory

AEROSPACE CORPORATION
El Segundo, California

Contract No. AF 04(695)-269

2 October 1963

Prepared for
COMMANDER SPACE SYSTEMS DIVISION
UNITED STATES AIR FORCE
Inglewood, California
A GENERAL ANALYSIS OF THE FALSE-LOCK PROBLEM ASSOCIATED WITH THE PHASE-LOCK LOOP

Prepared by

Walter A. Johnson

Approved by

L. A. Hoffman
Associate Department Head
Electromagnetic Techniques
Department

M. T. Weiss, Director
Electronics Research Laboratory

This technical documentary report has been reviewed and is approved for publication and dissemination. The conclusions and findings contained herein do not necessarily represent an official Air Force position.

For Space Systems Division
Air Force Systems Command

ROBERT D. EAGLET
Captain, USAF
Project Officer

AEROSPACE CORPORATION
El Segundo, California
ABSTRACT

An approximate analysis is made of phase-lock loop false
locks as determined by the gain-phase characteristics of
the phase-lock loop. The solutions presented enable the
calculation of the false-lock frequencies if the open-loop
phase characteristic is known. A simple design criterion
is suggested to permit the design of a loop with no stable
locks other than the desired lock frequency.
CONTENTS

I. INTRODUCTION ................................. 1
II. ANALYSIS .................................. 1
III. CONCLUSIONS ................................. 4

NOMENCLATURE ................................ 5

FIGURES ........................................
1. Block Diagram, Phase-Lock Loop .......... 6
2. Equivalent Block Diagram, Phase-Lock Loop .... 6
3. Laboratory Test Configuration, Phase-Lock Loop .... 6
4. Phases of Frequency Components, \( f_1 - f_4 > f_2 \) .... 7
5. Phases of Frequency Components, \( f_1 - f_4 < f_2 \) .... 8
6. Zeros of a Typical Phase-Lock Loop ..
I. INTRODUCTION

A general block diagram of a phase-lock loop is shown in Fig. 1. The equivalent diagram generally employed to analyze this phase-lock loop is shown in Fig. 2. In this paper, all of the zeros \(^1\) (frequencies of the voltage-controlled oscillator to which the loop will remain in stable lock) of a phase-lock loop for a given input frequency, \(f_i\), are determined using the loop of Fig. 1.

A nomenclature of symbols is presented at the end of the paper.

II. ANALYSIS

A convenient approach to the determination of all of the zeros of a phase-lock loop is to open the loop at the input to the operational amplifier and manually sweep the voltage-controlled oscillator (VCO), while examining the output of the phase detector. This can be easily accomplished in the laboratory by placing a capacitor between the phase detector and the operational amplifier. This practice keeps the loop closed for ac but open for dc. Figure 3 illustrates the method employed.

For simplicity, the phase and amplitude characteristics of the mixer and IF amplifier are included in the bandpass filter, \(F_1\).

The phase detector of Fig. 1 is replaced by a subtractor, followed by a gain of \(K_o\), and the VCO is replaced by an integrator of gain \(K_1\).

Figures 4 and 5 show the frequency components of interest at various points in the loop of Fig. 3. In construction of Fig. 4 and 5, it has been

---

1 This is probably the same phenomenon described by R. Leck, "Phase-Lock A. F. C. Loop," Electronic and Radio Engineer (Great Britain) (April 1957).
assumed that only first-order sidebands are of importance, i.e., that the VCO modulation index is small. This is usually a good approximation for values of the beat frequency larger than the loop bandwidth.

For the situation depicted in Fig. 4, it is evident that

\[ \gamma + \phi_1 + \delta_2 = \phi_2 \tag{1} \]

The lower sideband phase \( \phi_{LSB} \) is given by

\[ \phi_{LSB} = \gamma - \phi_3 + \pi + \delta_1 + \delta_2 \tag{2} \]

Thus,

\[ \phi_{LSB} = \phi_2 - \phi_3 + \pi + \delta_1 - \delta_2 = \pi - \phi_1 \tag{3} \]

and

\[ V_{\text{dc}} = \beta \cos \phi_{LSB} = \beta \cos (\phi_2 - \phi_3 + \pi + \delta_1 - \delta_2) = \beta \cos (\pi - \phi_1) \tag{4} \]

where \( \beta \) is a composite amplitude function resulting from the two-phase functions \( \phi_2 - \phi_3 \) and \( \delta_1 - \delta_2 \), as well as from the changing sideband amplitude resulting from the VCO input varying in amplitude and frequency. It has been assumed that the phase detector is characterized by

\[ V_{\text{dc}} = A \cos \Delta \phi \]

where \( A \) is the signal input amplitude and \( \Delta \phi \) is the phase difference between the signal and reference. Higher order sidebands are of little concern since
they neither correlate to produce a $V_{d}c$ contribution nor appreciably affect the carrier phase when the VCO modulation index is small.

A similar analysis for the upper sideband ($\phi_{USB}$) case depicted in Fig. 5 yields

$$\phi_{USB} = \phi_3 - \phi_2 + \delta_3 - \delta_2 = \alpha_2$$

Thus

$$V_{dc} = \beta \cos \phi_{USB} = \beta \cos (\phi_3 - \phi_2 + \delta_3 - \delta_2) = \beta \cos \alpha_2$$

Equations (4) and (6) represent the principal results of this paper. To illustrate their utility, typical $\beta$ and $\alpha$ curves for a phase-lock loop are shown in Fig. 6(a) and 6(b), and the resulting $V_{dc}$ curves are shown in Fig. 6(c). From Fig. 6(c), it is seen that zeros occur at all frequencies for which the loop phase shift $\alpha$ is equal to $\pi/2$, $3\pi/2$, $5\pi/2$, $7\pi/2$, and $9\pi/2$. The zeros are alternately stable and unstable, beginning with an unstable zero at $\pi/2$.

Clearly, if the phase shift were not bounded, as would be the case for a true transportation lag, there would be an infinity of zeros occurring at $(2n - 1)\pi/2$, $n = 1, 2, 3, \ldots$. Again, these zeros would be alternately stable and unstable, beginning with an unstable zero at $\pi/2$.

Equations (4) and (5) also give insight into the effect of loop bandwidth on the problem. Commonly, loop bandwidth is changed by changing $G(s)$. The $G(s)$ function is usually of the lead-lag type. Thus, as the bandwidth is increased, the $G(s)$ transmission is increased (assuming constant damping).

---

2. The idealized transportation lag problem has been solved by Jean A. Develet, "The Influence of Time Delay on Second-Order Phase Lock Loop Acquisition Range," Report No. 9332.6-9, Space Technology Laboratories, Inc., Los Angeles (1 September 1952).
with a resulting increase in $\beta$ at any given frequency. The net result is a slight shift in the zeros and an increase in the magnitude of the false peaks. Hence, the wider the loop bandwidth, the greater the stress necessary to ride over the false peaks. This leads one to the conclusion that perhaps a more optimum $G(s)$ function [e.g., another pole in the $G(s)$ function] might be employed to reduce the effect.

III. CONCLUSIONS

A solution for all the zeros of a phase-lock loop has been presented. The solution permits the prediction of the location of these zeros if knowledge of the open-loop characteristics is obtainable. The solutions are generally applicable to any phase-lock loop of the type shown in Fig. 1.

The solutions obtained suggest a simple design criterion to avoid the false-lock problem. It is necessary merely to keep the value of $\alpha$ less than $\pm \pi/2$ within the allowable range of VCO frequencies. If this is not feasible, it is necessary to compute the $\beta$ and $\alpha$ functions to properly set the magnitude of the stress necessary to override the false peaks.
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f_1$</td>
<td>Input frequency to phase-lock loop</td>
</tr>
<tr>
<td>$f_2$</td>
<td>Local oscillator frequency</td>
</tr>
<tr>
<td>$f_3$</td>
<td>Beat frequency appearing at phase detector output</td>
</tr>
<tr>
<td>$f_4$</td>
<td>VCO carrier frequency</td>
</tr>
<tr>
<td>$a_1$</td>
<td>$a_1$ for $f_1 - f_4 &gt; f_2$</td>
</tr>
<tr>
<td>$a_2$</td>
<td>$a_2$ for $f_1 - f_4 &lt; f_2$</td>
</tr>
<tr>
<td>$\beta$</td>
<td>Sideband amplitude function</td>
</tr>
<tr>
<td>$\gamma$</td>
<td>Phase of $f_4$ at $t = 0$</td>
</tr>
<tr>
<td>$\delta_1$</td>
<td>Phase shift at the VCO lower sideband frequency through mixer, IF, filter and phase detector</td>
</tr>
<tr>
<td>$\delta_2$</td>
<td>Phase shift at the VCO carrier frequency through the mixer, IF, filter and phase detector</td>
</tr>
<tr>
<td>$\delta_3$</td>
<td>Phase shift at the VCO upper sideband frequency through the mixer, IF, filter and phase detector</td>
</tr>
<tr>
<td>$\phi_1$</td>
<td>Phase of $f_1$ at $t = 0$</td>
</tr>
<tr>
<td>$\phi_2$</td>
<td>Phase of $f_2$ at input of $G(s)$ at $t = 0$</td>
</tr>
<tr>
<td>$\phi_3$</td>
<td>Phase of $f_2$ at output of $G(s)$ at $t = 0$</td>
</tr>
<tr>
<td>$\phi_{LSB}$</td>
<td>Lower sideband phase shift $(f_1 - f_4 &gt; f_2)$</td>
</tr>
<tr>
<td>$\phi_{USB}$</td>
<td>Upper sideband phase shift $(f_1 - f_4 &lt; f_2)$</td>
</tr>
</tbody>
</table>
Fig. 1. Block Diagram, Phase-Lock Loop

Fig. 2. Equivalent Block Diagram, Phase-Lock Loop

Fig. 3. Laboratory Test Configuration, Phase-Lock Loop
Fig. 4. Phases of Frequency Components, $f_1 - f_3 > f_2$
Fig. 5. Phases of Frequency Components, $f_1 - f_4 < f_2$
Fig. 6. Zeros of Typical Phase-Lock Loop
DISTRIBUTION

Internal

W. Altar (1) W. A. Johnson (6)
S. Batdorf (1) D. E. Kind (1)
C. J. Carter (1) H. E. King (1)
G. W. Coleman (1) E. E. Reber (1)
B. Danta (1) A. W. Rihaczek (1)
J. A. DeVelet (1) W. Sampson (1)
B. J. DuWaldt (1) F. I. Shimabukuro (1)
E. E. Epstein (1) E. B. Soltwedel (1)
R. D. Etcheverry (1) J. M. Stacey (1)
W. A. Garber (1) R. Stephenson (1)
R. N. Geddes (1) M. T. Weiss (1)
L. Hirschl (1) H. J. Wintroub (1)
L. A. Hoffman (1) J. L. Wong (1)
K. H. Hurlbut (1) C. J. Zamites (1)
E. Jacobs (1)

External

Defense Documentation Center (20) HQ USAF (AFRSTA) (1)
Cameron Station Washington 25, D. C.
Attn: TISIA OAR (Technical Library) (1)
Alexandria, Virginia - 22314 Building T-D
SSD (SSTR) (1) Washington 25, D. C.
AFOSR (1)
SSD (SSTS) (1)
SSD (SSTRG) (1)
AFIT (Physics Department) (1)
SSD (SSTRE) (1) Wright-Patterson AFB, Ohio
SSD (SSTR5) (1)
ONR (Physics Department) (1)
SSD (SSTP) (1) Code 421
Captain D. De Bus (1)
(Attn: Mr. F. Isakson)
Washington 25, D. C.
<table>
<thead>
<tr>
<th>Distribution (Continued)</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>External (Continued)</strong></td>
<td></td>
</tr>
<tr>
<td>RTD (Technical Library)</td>
<td></td>
</tr>
<tr>
<td>Bolling AFB</td>
<td>(1)</td>
</tr>
<tr>
<td>Washington 25, D.C.</td>
<td></td>
</tr>
<tr>
<td>RADC (RAOPA)</td>
<td></td>
</tr>
<tr>
<td>Attn: Mr. W. Kelly</td>
<td>(1)</td>
</tr>
<tr>
<td>Griffiss AFB, New York</td>
<td></td>
</tr>
<tr>
<td>ASD (ASRNC)</td>
<td></td>
</tr>
<tr>
<td>Wright-Patterson AFB, Ohio</td>
<td>(1)</td>
</tr>
<tr>
<td>BSD (OBsRCA)</td>
<td></td>
</tr>
<tr>
<td>Norton AFB, California</td>
<td>(1)</td>
</tr>
<tr>
<td>OAR (PROSE)</td>
<td></td>
</tr>
<tr>
<td>Building T-D</td>
<td></td>
</tr>
<tr>
<td>Washington 25, D.C.</td>
<td></td>
</tr>
<tr>
<td>Scientific and Technical Information Facility</td>
<td>(2)</td>
</tr>
<tr>
<td>Attn: NASA Representative</td>
<td></td>
</tr>
<tr>
<td>(SAK/DL-841)</td>
<td></td>
</tr>
<tr>
<td>P.O. Box 5700</td>
<td></td>
</tr>
<tr>
<td>Bethesda, Maryland – 20014</td>
<td></td>
</tr>
<tr>
<td>Best Available Copy</td>
<td></td>
</tr>
</tbody>
</table>

National Bureau of Standards (2)
Boulder Laboratories
Boulder, Colorado

Dr. R. E. Graves (1)
Space Technology Laboratories
One Space Park
Redondo Beach, California

Dr. R. C. Booton, Jr. (6)
Space Technology Laboratories
One Space Park
Redondo Beach, California

Mr. Malcolm Davis (1)
Space Technology Laboratories
One Space Park
Redondo Beach, California

Mr. Henry A. Samulon (1)
Space Technology Laboratories
One Space Park
Redondo Beach, California