VERTICAL CONDUCTION IN THIN Si/CaF$_2$/Si STRUCTURES

Jeffrey W. Sleight and Mark A. Reed
Department of Electrical Engineering, Yale University
Yale Station, Box 2157
New Haven, CT 06520

Chih-Chen Cho and Bruce Gnade
Central Research Laboratory, Texas Instruments
Dallas, TX

(Received 15 February 1993)

Electrical characteristics of thin (~100 Å), single barrier Si/CaF$_2$/Si heterostructures have been measured for the first time for both A and B phase CaF$_2$. I(V,T) measurements for different thickness CaF$_2$ barriers show characteristics that are consistent with conduction through defect sites in the CaF$_2$ layer. The B-phase CaF$_2$ exhibits far more defects than the A-phase material. Measurements of different size mesa indicate a defect density on the order of one per 1000μm$^2$ in the 100 Å barrier thickness A-phase material.

1. Introduction

The silicon - calcium fluoride system has long been considered as a candidate for electrical isolation of silicon, especially in the area of 3D device integration. The relatively small 0.6% lattice mismatch at 300°C with Si makes CaF$_2$ a very promising choice. Additionally, CaF$_2$ has the attractive property that it can be patterned directly with electron-beam and ion-beam lithography. However, little attention has been given to the transport properties of the Si-CaF$_2$ heterojunction.

To date, much of the work in this system has either focused on very thick layers (e.g. gate dielectrics, >1000 Å) or very thin layers (e.g. a few monolayers of CaF$_2$ on Si). Thin layers of CaF$_2$ on Si have been studied using a variety of techniques, including: Auger spectroscopy and core level photoemission, medium-energy ion scattering, resonant three-wave-mixing spectroscopy, and transmission electron microscopy. The emphasis of the previous work has been on understanding the electronic and structural properties of the CaF$_2$/Si interface. Almost all of previously reported work is concerned with exposed CaF$_2$ layers on top of Si, rather than on a CaF$_2$ layer buried in Si (i.e. a double heterojunction).

Very little attention has been focused on the intermediate regime of a 100-1000 Å layer of CaF$_2$ on Si, or on a heteroepitaxially buried CaF$_2$ layer. It has been observed that CaF$_2$ grows most readily on Si(111) oriented substrates. On Si(111), two types of growth can occur. Most groups have only observed the growth of B-phase. Only limited evidence for thin layers of A-phase CaF$_2$ on silicon exists. We have found that we can grow exclusively A-phase CaF$_2$ material by ramping the substrate temperature during growth. The ability to grow A-phase CaF$_2$ may be crucial to achieving good quality films. Figure 1 shows A-phase CaF$_2$ and B-phase CaF$_2$ grown on a stepped Si(111) surface. A Si substrate step in A-phase growth can be accommodated, and only creates one dangling F-Ca bond, whereas in B-phase growth, the 180° rotation of the CaF$_2$ lattice in the <111> direction creates line defects at every step site in the silicon substrate.

The growth of thin CaF$_2$ layers on silicon, and subsequent epitaxial regrowth of silicon, allows the possibility of a heteroepitaxial system in silicon, making heteroepitaxial devices realizable. A few groups have investigated Si/CaF$_2$/Si structures; however, the thickness of the CaF$_2$ layer used was rather large (3000-5000 Å), which precludes making electron tunneling measurements through these CaF$_2$ barriers. Given the large conduction band offset of around 2.5eV, the CaF$_2$ layers will have to be either sufficiently thin and/or possess a light electron effective mass in order to observe a reasonable tunneling current.

In our work, we have examined the simplest possible
structure in the Si/CaF$_2$/Si heteroepitaxial system, a single thin barrier of CaF$_2$ in n-type Si. Ideally, by examining electron transport through CaF$_2$ barriers of different thicknesses, the conduction band offset and the CaF$_2$ electron effective mass can be determined. The values obtained in a Si/CaF$_2$/Si heterostructure for the conduction band offset should be more reliable than those obtained from a measurement on a few monolayers of CaF$_2$ on top of Si, as the properties of the interface may change substantially when additional monolayers of CaF$_2$ are present.

2. Growth and Fabrication

The single barrier samples studied were all grown in a VG MBE system. As illustrated in Figure 2, starting with an n-type Si(111) substrate, a passivating epitaxial layer of n$^+$ Si (2000Å to 1 μm thick) was grown via chemical vapor deposition. The sample temperature was then either ramped from 100°C to 600°C for MBE growth of A-phase CaF$_2$, or held at 700°C for growth of B-phase CaF$_2$. The phase of the CaF$_2$ was confirmed through x-ray diffraction. A 2000Å-5000Å top layer of n$^+$ silicon was then deposited via CVD. Depending on the growth temperature, the top silicon layer was either single crystalline or polycrystalline.

Devices were fabricated using conventional photolithography and lift-off to create aluminum mesas which were used as self-aligned etch masks. Mesa size ranged from 8x8μm$^2$ to 256x256μm$^2$. Reactive ion etching was used to remove the top level of silicon. Both SF$_6$ and CF$_4$ type reactive ion etching were used, although SF$_6$ gave better results in terms of creating devices with lower leakage. CaF$_2$ was observed to serve as an excellent etch stop for SF$_6$ reactive ion etching. Best results were obtained for using a low power (typically 25 Watts) etch, while flowing 25 SCCM of SF$_6$, and maintaining a pressure of 100mTorr. Electrical contact was made from the mesa top to the backside.

3. Experimental Results

A series of devices was studied to determine differences in the electrical quality of A versus B phase CaF$_2$. Nominally identical structures were grown with CaF$_2$ barrier layers of 100Å, 200Å, and 500Å in thickness. In these devices, the top silicon layer was polycrystalline. As anticipated, the B-phase devices exhibited far worse characteristics than the A-phase devices, with currents several orders of magnitude higher for identical size devices. This is most likely due to the inability of B-phase CaF$_2$ to compensate for steps in the Si surface, resulting in line defects and pinholes occurring everywhere a step in the Si substrate occurs. This process is illustrated in Figure 1. Additionally, at the growth temperature for B-phase CaF$_2$ the lattice mismatch is 2.1%, which is much higher than the value of 0.7% where A-phase growth is started. The increase in strain with increasing growth temperature may also play an important role in defect formation.

Figure 3 and 4 show experimental current versus voltage characteristics for a 100Å and 200Å layer of A-phase CaF$_2$ respectively, for four different size devices (256x256μm, 128x128μm, 64x64μm, and 32x32μm). These are typical results from a sampling of 10 devices. Several features are apparent. First, an irrecoverable breakdown was suffered at a field of
around $3 \times 10^6$ V/cm (3 volts) in the 100Å sample, and at around $1 \times 10^6$ V/cm (2 volts) in the 200Å sample. We believe that this trend of lower breakdown fields in thicker layers is consistent with increasing defect formation due to the increased strain in the thicker layer. However, another possible explanation could be that the thinner layers are better able to dissipate heat than the thicker layers, leading to thermally induced breakdown of the thicker layers at lower fields in comparison to the thinner layers. The smallest device measured in the 100Å CaF$_2$ layer exhibited no breakdown until a field of around $7 \times 10^6$ V/cm, which is consistent with the dielectric breakdown of CaF$_2$,$^{18}$ rather than a breakdown process via defects. This implies a defect density of around one per $1000 \mu m^2$ in the 100Å A-phase CaF$_2$.

Although results in the A-phase devices in the low bias regime are more promising than in the B-phase devices, they are still not consistent with tunneling through an epitaxial layer. This is seen by considering the 100Å and 200Å devices. The currents scale with area in the lower bias regime, as expected. However, as shown in Figure 5, theoretical calculations of the tunneling currents in Si/CaF$_2$/Si structures with a thickness of 100Å and 200Å show currents that are nine orders of magnitude different in the lower bias regime, while the experimental curves for both the 100Å and 200Å device have currents that are on the same order of magnitude. The solid line in Figure 5 shows the experimental data for a 100Å A-phase CaF$_2$ device (the data for a 200Å device would lie almost directly on top of it). Data from 500Å A-phase CaF$_2$ devices showed currents that were many orders of magnitude below the currents of the 100Å and 200Å CaF$_2$ devices, perhaps indicating that the current transport in the thinner CaF$_2$ layers is due to line defects, that these do not form across a 500Å layer, but do across a 100Å or 200Å layer. Assumptions made in the theoretical tunneling current model are a conduction band offset of 2.5 eV between CaF$_2$ and Si, and an effective mass of 0.02 for electrons in CaF$_2$ (this choice is somewhat arbitrary; however the situation does not improve by picking a larger effective mass value. One reference$^{18}$ places an upper limit on $m$ in CaF$_2$ of 0.2). The calculations involve the use of a
Figure 6: Current versus voltage characteristics of a 100Å A-phase CaF₂ barrier, with a single crystal top Si layer, at various temperatures.

three band model (one band for each layer), thus taking into account the effective mass discontinuity at the Si/CaF₂ interface. This model ignores the depletion/accumulation effects on the conduction band, and is used only to determine the magnitude of current for varying barrier thickness.

Another series of devices were fabricated in a 100Å A-phase CaF₂ barrier structure that was grown with a single crystal silicon top layer. The current versus voltage and temperature characteristics for a 100Å A-phase Si/CaF₂/Si structure is shown in Figure 6. Ideally, transport through the barrier should be governed by direct tunneling at low applied voltages, and Fowler-Nordheim tunneling at higher voltages, where the discontinuity in the current versus voltage curve marks the crossover between these two regimes. However, variable temperature measurements detailed below indicate that this kind of transport is not occurring in our devices.

As can be seen in Figure 6, the higher bias regime has a much different temperature dependence than that of the lower bias regime. This should not be the case if transport is occurring via tunneling through an epitaxial layer of CaF₂. The only temperature dependence in the tunneling current will come from the number of electrons at a given temperature available to tunnel, given by

\[ N(T) = \left( \frac{2\pi m^* kT}{h^2} \right)^{3/2} M_C \exp \left( \frac{(E_C - E_p)}{kT} \right) \]  

Since at a given temperature the electrons, N(T) is a constant, changes of N(T) that are temperature induced will affect both direct tunneling and Fowler-Nordheim tunneling in the same way. Therefore, they should both have approximately the same temperature dependence. As is seen in Figure 6, the two regions above and below ~3.5 Volts have very different temperature dependences, with the higher voltage region decreasing much more rapidly in current than the lower voltage region.

A subsequent fabrication of these devices was identically done, except that now a 1000Å indium layer was deposited on top of the aluminum contact. During biasing of the device, it was observed that in the higher bias regime, voids in the indium layer formed on the order on one per every 900µm². This value is consistent with the value seen in the previous 100Å A-phase CaF₂ devices. These appear to be formed due to electromigration of indium, most likely caused by locally high current densities through pin-hole defects in the CaF₂ layer. Thus, conduction through this 100Å CaF₂ layer sample is most likely through pin-hole defects.

4. Conclusions

We have fabricated thin Si/CaF₂/Si junctions in both A and B phase CaF₂. It has been shown that the electrical properties of A-phase CaF₂ barriers are superior to those of B-phase CaF₂, most likely due to fewer occurrences of defects in the growth of A-phase CaF₂. However even in the A-phase material studied, conduction though the CaF₂ layer is dominated by conduction through defects. Current versus voltage and temperature characteristics of CaF₂ samples grown with a single crystal Si top layer, as well as studies employing an indium top metal contact, were also supportive of transport through defects.

Acknowledgment - This work was supported in part by the Office of Naval Research.

REFERENCES